
Integrated Circuits for Digital Communications

Prof. David Johns University of Toronto

(johns@eecg.toronto.edu) (www.eecg.toronto.edu/~johns)



slide 1 of 12

© D.A. Johns, 1997

Motivation

- Many exciting new applications for digital comm (previously, modems and satellites)
- xDSL (x=H,A, or V), ethernet, ATM, cable-modems, firewire, disk-drives, wireless, infrared, etc.
- Want to push up bit rate using same channels

Mainly Digital

- Tolerant to large noise and channel variations
- Tolerant to analog IC freq and dc variations
- Easier to design and test

Mainly Analog

• Smaller size and power at high-speeds




University of Toronto

slide 2 of 12


Basic Challenge

• Channel attenuates and phase changes signal, also noise added



Channel Amplitude and Phase Variations

- Amplitude variation (usually lowpass)
- Phase variations (no longer linear phase)




• Linear phase keeps symmetric pulses (intuitively better for less interference)




slide 4 of 12

Channel Noise


- Noise and bandwidth limits how much digital information can be sent through channel
- Usually model noise as being added after channel impairment
- Can use filtered noise if not white
- Usually assume Gaussian noise because of central limit theorem and mathematically tractable
- Note that receive equalizer might *increase* noise if it has boost (noise enhancement)




slide 5 of 12



- Not pushing maximum bits through channel
- Low noise can use more levels for each symbol
- Large bandwidth can increase symbol-rate



slide 6 of 12




- Twice the bit information over same bandwidth!
- More prone to noise causing errors
- Commonly called PAM (here 2B1Q 4-PAM)

University of Toronto

÷

slide 7 of 12





- Equalizing back to "square-wave" amplifies noise
- Particularly bad if most noise is at high frequencies
- Too many errors need to equalize without much noise enhancement (or add coding)
- More errors with multi-level PAM (unless coded)



University of Toronto

slide 8 of 12





ECE1392 Coverage

- High speed circuits for 1Gb/s (and up)
 PLL, VCO, impedance, phase-detector, freq detectors, etc.
- Circuits and architectures for 1Mb/s 1Gb/s
 xDSL, ethernet, disk-drives, etc.
- Adaptive filter overview (both analog and digital)
- This course will cover circuits and systems for digital communications.
- Suggested Prerequisites: ECE530 Analog Circuits ECE417 Digital Communications



University of Toronto

slide 11 of 12


ECE1392 Grading

• Grading:

- Project 50% due Nov 20, 2001

- Transistor level project for high-speed DLL and low jitter multiplexor

- Exam: 50% Dec. 4, 2001 (SINGLE 8.5" x 11" AID SHEET ALLOWED)



slide 12 of 12