

put common mode level will affect the gain of a subsequent transistor stage.

A schematic of the CMFB design appears in Fig. 3. The current outputs of two differential transconductors were taken single-endedly, summed, and mirrored to the 1st stage of the Miller integrator via V_{cmfb} . The opamp fixes the drain of M7 at the same dc potential as the drain of M1 & M2 in Fig. 2B to avoid systematic offsets in the CMFB loop. Compensation of the loop is complicated by the presence of high-impedance nodes at the integrator outputs, V_{out}^+ and V_{out}^- . In a simple Gm-C topology, it would be possible to compensate the loop by adding capacitance to the output nodes. However, because the integrating capacitors in this design are not grounded, they cannot be used to stabilize the CMFB loop. Instead, Miller compensation was applied at the output of the CMFB circuit via C_C .

Another difficulty in designing the common-mode feedback circuit is that it must fix the common-mode level of both the first and second stages of the Miller integrator. Therefore, the feedback control voltage V_{cmfb} is applied to the first stage current source. As a result, there is a large dc gain from V_{cmfb} to the filter outputs, V_{out}^+ and V_{out}^- . To maintain stability of the feedback loop, V_{cmfb} is connected to only 2 of 18 fingers in the first stage current source. The other 16 fingers provide a fixed dc bias current, I_2 , as shown in Fig. 2B.

2.4 Prototype

A prototype was fabricated in a standard digital 0.25 μm CMOS process. Two filters were included:

- A first-order lowpass filter section (Fig. 4).
- A 5th order orthonormal ladder filter (Fig. 5).

All of the summations in Fig. 5 were performed by combining the output currents of transconductors. Where a summation node has fewer than three inputs, fixed dc current sources were added to properly bias the input stage of the subsequent Miller integrator. Since all of the filter parameters a_i and b_i were implemented as digitally programmable transconductors, the location of all poles and zeros can be set digitally. This level of digital programmability in an analog continuous time filter has previously only been reported up to 8 MHz, and in that case in a BiCMOS process [6]

A die photo of the prototype is shown in Fig. 6. The total area of test chip is 2.5 mm \times 1.7 mm. Of that, only 1.25 mm \times 0.38 mm \approx 0.5 mm² is occupied by the actual filter. The rest includes test circuitry, probe pads, and digital logic to store the filter coefficients. Most of the filter area is occupied by metal-metal capacitors. The capacitance per unit area could have been increased by using interleaved capacitors thereby reducing the analog filter layout by approximately 40% to 0.3 mm².

3. EXPERIMENTAL MEASUREMENTS

Fig. 7 shows the normalized gain of G_{m1} in the first-order filter as a function of the 5-bit control word g_2 - g_7 while holding the feedback gain G_{m2} constant. The curves in Fig. 7 do not pass through the origin because even when all of the triode transistors are turned off, the transconductor in Fig. 1C has a nonzero gain due to parasitic conductances between the drain/source of M3 and ground. Reprogramming the transconductor's output current mirror gain to $M = 0.25$ allows one to realize smaller gains, how-




Figure 4. First-order G_m -C filter with programmable pole and dc gain.




Figure 5. 5th order orthonormal ladder filter structure with multiple feedins.




Figure 6. Die photo of prototype.

ever many transfer functions require feedin gains of exactly zero. In these cases, the output current mirror gain can be set to zero.

To demonstrate the programmability of the filter and measure linearity, noise, SFDR, etc., the orthonormal ladder was configured as a 5th order lowpass filter. The magnitude responses with the filter reprogrammed with different cutoff frequencies and dc gains are plotted in Fig. 8. Three-dB frequencies up to 45 MHz are observed. The cutoff is not as sharp as one would expect from a 5th order filter because the nominal values of the feedin and feedback transconductors, a_i and b_i , are unpredictable and not necessarily well matched. In an adaptive application, the filter parameters would be automatically optimized by the adaptive algorithm.

4. CONCLUSIONS

Techniques for implementing a 5th order digitally programmable filter in a 0.25 μm CMOS process were described for analog adaptive filtering applications. The measured results from a prototype implementation of the filter are summarized in Table 1.




Figure 7. Normalized gain G_{m1} in Fig. 4 vs. digital control word. The output current mirror gain is $M = 1$ for the top curve (\times) and $M = 1/4$ for the lower curve (\circ).




Figure 8. Measured frequency responses of the orthonormal ladder as a lowpass filter with (A) varying cutoff frequency and (B) varying dc gain.

Traditional transconductor and Miller integrator circuits were redesigned with only NMOS devices in the signal path to take advantage of their superior speed. A major limitation of transconductor circuits which rely on differential pairs which are source-degenerated by a triode MOS device is that their transconduc-

tance and linearity depend upon the input common mode level. Therefore, strongly inverted triode devices should be used to reduce this dependence, or the MOS devices should be replaced by passive resistors.

Poor linearity was measured in the 5th order filter due to imbalances in the fully-differential circuits. However, the circuit techniques demonstrated their potential for moderate linearity in the first-order case. The 5th-order filter was still useful as a vehicle for testing digital adaptation algorithms on analog filters [7].

Entire Prototype Gm-C Filter IC	
Technology	0.25 μm CMOS
Supply Voltage	2.5 V
Integrated Area	2.5 mm \times 1.7 mm = 4.25 mm ²
Power	233 mW (Simulated) 250 mW (Measured)
First Order Filter Test Structure	
THD at 8 MHz, 200 mV _{pp} input, 125 mV _{pp} output	-41 dB
5th Order Lowpass Orthonormal Ladder Filter	
Integrated Area	1.25 mm \times 0.38 mm = 0.469 mm ²
Power Consumption	87.5 mW (Simulated) ^a
Noise Power	1.656 mVrms
THD at $f_{3 \text{ dB}}/2 = 18 \text{ MHz}$, 125 mV _{pp} input, 170 mV _{pp} output	-27.7 dB ^b
SFDR with input tone at $f_{3 \text{ dB}}/2$	30 dB

Table 1. Summary of prototype filter IC measurements.

- a. Includes shared bias circuitry.
- b. Measurements for different transfer functions varied between -20 dB and -30 dB.

5. REFERENCES

- [1] D. A. Johns, W. M. Snelgrove, and A. S. Sedra, "Continuous-Time LMS Adaptive Recursive Filters," *IEEE Trans. Circuits Syst.*, Vol. 38, No. 7, pp. 769-777, July 1991.
- [2] D. A. Johns, W. M. Snelgrove and A. S. Sedra, "Orthonormal Ladder Filters," *IEEE Trans. Circuits Syst.*, Vol. 36, No. 3, pp. 337-343, March 1989.
- [3] D. R. Welland, et. al. "A Digital Read/Write Channel with EEPR4 Detection," *IEEE Int. Solid-State Circuits Conf.*, pp. 276-277, San Francisco, February 1994.
- [4] T. Kwan and K. Martin, "An Adaptive Analog Continuous-Time CMOS Biquadratic Filter," *IEEE Journal of Solid-State Circuits*, Vol. 26, No. 6, pp. 859-867, June 1991.
- [5] M. Padmanabhan and K. Martin, "A CMOS Analog Multi-Sinusoidal Phase Locked-Loop," *IEEE Journal of Solid-State Circuits*, Vol. 29, No. 9, pp. 1046-1057, September 1994.
- [6] A. Hematy and G. W. Roberts, "A Fully-Programmable Analog Log-Domain Filter Circuit," *1998 IEEE Int. Symp. Circuits and Syst.*, pp. 309-312, May 1998.
- [7] A. Chan Carusone and D. A. Johns, "Analog Filter Adaptation Using a Dithered Linear Search Algorithm," *2002 IEEE Int. Symp. Circuits and Syst.*, May 2002.