

Monday	
8:30 – 9:30	Keynote I: Norm Rubin, AMD - GPU Evolution: Will Graphics Morph Into Compute?
9:30 – 10:00	Break
10:00 – 12:00	<p>Session 1: Compilation</p> <p><i>Outer-Loop Vectorization - Revisited for Short SIMD Architectures</i>, Dorit Nuzman and Ayal Zaks</p> <p><i>Redundancy Elimination Revisited</i>, Keith Cooper, Jason Eckhardt and Ken Kennedy</p> <p><i>Exploiting the Reuse Supplied by Loop-Dependent Stream References in Stream Processors</i>, Ying Zhang, Jingling Xue, Ian Rogers, Xuejun Yang, Gen Li and Guibin Wang</p> <p><i>Feature Selection and Policy Optimization for 3D Instruction Placement using Reinforcement Learning</i>, Katherine Coons, Behnam Robotmili, Matthew Taylor, Doug Burger and Kathryn McKinley</p>
12:00 – 1:30	Lunch
1:30 – 3:00	<p>Session 2: CMP Architecture Design</p> <p><i>Core Cannibalization Architecture: Improving Lifetime Chip Performance for Multicore Processors in the Presence of Hard Faults</i>, Bogdan Romanescu and Daniel Sorin</p> <p><i>Pangaea: A Tightly-Coupled IA32 Heterogeneous Chip Multiprocessor</i>, Henry Wong, Anne Bracy, Ethan Schuchman, Tor Aamodt, Jamison Collins, Perry Wang, Gautham China, Ankur Khandelwal Groen, Hong Jiang, and Hong Wang</p> <p><i>Skewed Redundancy</i>, Gordon Bell and Mikko Lipasti</p>
3:00 – 3:30	Break
3:30 – 5:00	<p>Track 1: Session 3: Analyzing Applications</p> <p><i>The PARSEC Benchmark Suite: Characterization and Architectural Implications</i>, Christian Bienia, Sanjeev Kumar, Jaswinder Pal Singh and Kai Li</p> <p><i>Visualizing Potential Parallelism in Sequential Programs</i>, Graham Price, John Giacomoni and Manish Vachharajani</p> <p><i>Characterizing and Modeling the Behavior of Context Switch Misses</i>, Fang Liu, Fei Guo and Yan Solihin</p>
	<p>Track 2: Session 4: I/O Optimizations</p> <p><i>MCAMP: Communication Optimization on Massively Parallel Machines with Hierarchical Scratch-pad Memory</i>, Hiroshige Hayashizaki, Yutaka Sugawara, Mary Inaba and Kei Hiraki</p> <p><i>Profiler and Compiler Assisted Adaptive I/O Prefetching for Shared Storage Caches</i>, Seung Woo Son, Sai Prashanth Muralidhara, Ozcan Ozturk, Mahmut Kandemir, Ibrahim Kolcu and Mustafa Karakoy</p> <p><i>Optimizing One-Sided Communication of Multiple Disjoint Memory Regions</i>, Costin Iancu</p>

Tuesday	
8:30 – 9:30	Keynote 2: Saman Amarasinghe, MIT - (How) Can Programmers Conquer the Multicore Menace?
9:30 – 10:00	Break
10- 11:30	<p>Session 5: Multicore Memory Hierarchy Design (Part 1)</p> <p><i>Distributed Cooperative Caching</i>, Enric Herrero Abellanas, José González González and Ramon Canal Corretger</p> <p><i>Scalable and Reliable Communication for Hardware Transactional Memory</i>, Seth Pugsley, Manu Awasthi, Niti Madan, Naveen Muralimanohar and Rajeev Balasubramonian</p> <p><i>Improving Support for Locality and Fine-Grain Sharing in Chip Multiprocessors</i>, Hemayet Hossain, Sandhya Dwarkadas and Michael Huang</p>
11:30 – 1:00	Lunch
1:00 – 2:30	<p>Session 6: Reconfigurable Architecture Optimization</p> <p><i>Edge-centric Modulo Scheduling for Coarse-Grained Reconfigurable Architectures</i>, Hyunchul Park, Kevin Fan, Scott Mahlke, Taewook Oh, Heeseok Kim and Hong-seok Kim</p> <p><i>Chip multi-processor global power management with multi-optimization power-saving strategies</i>, Ke Meng and Russ Joseph</p> <p><i>Multitasking Workload Scheduling on Flexible-Core Chip Multiprocessors</i>, Divya P. Gulati, Changkyu Kim, Simha Sethumadhavan, Stephen W. Keckler and Doug Burger</p>
2:30 – 3:00	Break
3:00 – 4:30	<p>Session 7: Multicore Memory Hierarchy Design (Part 2)</p> <p><i>Leveraging On-Chip Networks for Cache Migration in Chip Multiprocessors</i>, Noel Eisley, Li-Shiuan Peh and Li Shang</p> <p><i>Adaptive Insertion Policies for Managing Shared Caches on CMPs</i>, Aamer Jaleel, William Hasenplaugh, Moinuddin Qureshi, Julien Sebot, Simon Steely and Joel Emer</p> <p><i>Analysis and Approximation of Optimal Co-Scheduling on Chip Multiprocessors</i>, Yunlian Jiang, Xipeng Shen, Jie Chen and Rahul Tripathi</p>
4:-30 – 5:00	Break
5:00 – 6:00	<p>Session 8: Multithreading Improvements</p> <p><i>An Adaptive Resource Partitioning Algorithm for SMT Processors</i>, Huaping Wang, Israel Koren and C .Mani Krishna</p> <p><i>Meeting Points: Using Thread Criticality to Adapt Multicore Hardware to Parallel Regions</i>, Qiong Cai, Jose Gonzalez, Ryan Rakvic, Grigorios Magklis, Pedro Chaparro and Antonio Gonzalez</p>

Wednesday	
8:30 – 10:00	<p>Session 9: Middleware and Runtime Systems</p> <p><i>Prediction Models for Multi-dimensional Power-Performance Optimization on Many Cores</i>, Matthew Curtis-Maury, Ankur Shah, Filip Blagojevic, Dimitrios S. Nikolopoulos, Bronis R. de Supinski and Martin Schulz</p> <p><i>Mars: A MapReduce Framework on Graphics Processors</i>, Bingsheng He, Wenbin Fang, Qiong Luo, Naga Govindaraju and Tuyong Wang</p> <p><i>Multi-mode Energy Management for Multi-tier Server Clusters</i>, Tibor Horvath and Kevin Skadron</p>
10:30 – 10:30	Break
10:30 – 12:00	<p>Session 10: Programming the Memory Hierarchy</p> <p><i>A Tuning Framework for Software-Managed Memory Hierarchies</i>, Manman Ren, Ji Young Park, Mike Houston, Alex Aiken and William Dally</p> <p><i>Hybrid Access-Specific Software Cache Techniques for the Cell BE Architecture</i>, Marc Gonzalez, Nikola Vujic, Alexandre E. Eichenberger, Tong Chen, Xavier Martorell, Eduard Ayguada, Zehra Sura, Tao Zhang, Kevin O'Brien, and Kathryn O'Brien</p> <p><i>COMIC: A Coherent Shared Memory Interface for Cell BE</i>, Jaejin Lee, Sangmin Seo, Chihun Kim, Junghyun Kim, Posung Chun, Zehra Sura, Jungwon Kim and SangYong Han</p>