References

1

A. Agarwal, D. Chaiken, G. D'Souza, et al. The MIT Alewife machine: A large-scale distributed-memory multiprocessor. Technical Report MIT/LCS Memo TM-454, Laboratory for Computer Science, Massachusetts Institute of Technology, 1991.

2

R. Balan and K. Gollhardt. A scalable implementation of virtual memory HAT layer for shared memory multiprocessor machines. In Summer '92 USENIX, pages 107-115, San Antonio, TX, June 1992.

3

T. be filled in later. To be filled in later. To be Added Later, 1995.

4

T. be filled in later. To be filled in later. To be filled in later, 1995.

5

T. be filled in later. To be filled in later. To be filled in later, 1995.

6

R. Bianchini, M. E. Crovella, L. Kontoothanassis, and T. J. LeBlanc. Memory contention in scalable cache-coherent multiprocessors. Technical Report 448, Computer Science Department, University of Rochester, 1993.

7

W. J. Bolosky, R. P. Fitzgerald, and M. L. Scott. Simple but effective techniques for NUMA memory management. In Proc. of the 12th ACM Symp. on Operating System Principles, pages 19-31, 1989.

8

D. Chaiken, J. Kubiatowicz, and A. Agarwal. LimitLESS directories: A scalable cache coherence scheme. In Proc. of the Fourth Int'l Conf. on ASPLOS, pages 224-234, New York, April 1991.

9

Convex Computer Corporation. Convex Exemplar Systems Overview, 1994.

10

K. Farkas, Z. Vranesic, and M. Stumm. Cache consistency in hierarchical-ring-based multiprocessors. Tech. Rep. CSRI-273, Computer Systems Research Institute, Univ. of Toronto, Ontario, Canada, January 1993.

11

K. Farkas, Z. Vranesic, and M. Stumm. Scalable cache consistency for hierarchically-structured multiprocessors. Journal of Supercomputing, 1995. in press.

12

Kendall Square Research. KSR1 Technical Summary, 1992.

13

J. Kuskin, D. Ofelt, M. Heinrich, et al. The Stanford FLASH multiprocessor. In Proc. of the 21st Annual ISCA, pages 302-313, Chicago, Illinois, April 1994.

14

R. P. LaRowe Jr. and C. S. Ellis. Experimental comparison of memory management policies for NUMA multiprocessors. ACM Transactions on Computer Systems, 9(4):319-363, Nov. 1991.

15

D. Lenoski, J. Laudon, K. Gharachorloo, et al. The Stanford DASH multiprocessor. Computer, 25(3):63-79, March 1992.

16

D. E. Lenoski. The design and analysis of DASH: A scalable directory-based multiprocessor. Technical Report CSL-TR-92-507, Stanford University, January 1992.

17

S. Mori, H. Saito, M. Goshima, et al. A distributed shared memory multiprocessor: ASURA - memory and cache architectures -. In Supercomputing '93, pages 740-749, Portland, Oregon, November 1993.

18

W. Oed. The Cray Research massively parallel processor system CRAY T3D. Technical report, Cray Research GmbH, München, Germany, Nov. 15 1993.

19

S. K. Reinhardt, B. Falsafi, and D. A. Wood. Kernel support for the Wisconsin Wind Tunnel. In Usenix Symposium on Microkernels and Other Kernel Architectures, pages 73-89, September 1993.

20

S. K. Reinhardt, J. R. Larus, and D. A. Wood. Tempest and Typhoon: User-level shared memory. In Proc. of the 21st Annual ISCA, pages 325-336, Chicago, Illinois, April 1994.

21

H. S. Sandhu, B. Gamsa, and S. Zhou. The shared regions approach to software cache coherence on multiprocessors. In Proc. of the 4th ACM SIGPLAN Symp. on Principles and Practice of Parallel Programming, May 1993.

22

J. E. Veenstra. Mint Tutorial and User Manual. Technical Report 452, Computer Science Department, University of Rochester, May 1993.