Next: About this document ...
Errata
for the CD-ROM in
Fundamentals of Digital Logic with VHDL Design
- 1.
- On the CD-ROM in the VHDL source code file named:
CDROM-drive:
VHDLcode
Chap7
Figure7.41
flipflop.vhd the statement:
should be changed to remove the Clock'EVENT condition:
- 2.
- In the VHDL source code file named:
CDROM-drive:
VHDLcode
Chap10
Figure10.28
divider.vhd the fourth statement from the bottom is:
This statement should be changed to remove the parentheses:
The parentheses cause the VHDL compiler to generate a wrong circuit, because
the number of bits in each of the two operands of the addition are not the
same. An alternative way to fix this problem is to explicitly sign-extend
the B operand:
Stephen D. Brown
1999-10-04