

Natalie Enright Jerger

CONTACT INFORMATION	The Edward S. Rogers Department of Electrical and Computer Engineering 10 King's College Rd University of Toronto Toronto, ON M5S 3G4 Canada	<i>Voice:</i> (416) 978-5056 <i>Fax:</i> (416) 971-2326 <i>E-mail:</i> enright@ece.utoronto.ca <i>Webpage:</i> www.eecg.toronto.edu/~enright
EDUCATION	University of Wisconsin , Madison, Wisconsin USA Ph.D., Electrical Engineering, December 2008 Dissertation: "Chip Multiprocessor Coherence and Interconnect System Design" Advisors: Mikko H. Lipasti and Li-Shiuan Peh M.S., Electrical and Computer Engineering, May 2004 Purdue University , West Lafayette, Indiana USA B.S., Computer Engineering, May 2002	
APPOINTMENT	University of Toronto , Electrical and Computer Engineering, Toronto, Ontario, Canada <i>Professor</i> <i>Associate Professor</i> <i>Assistant Professor</i>	July 2017 - Present July 2014 - July 2017 January 2009 - July 2014
RESEARCH INTERESTS	Computer architecture, many-core architectures, approximate computing, on-chip networks, cache coherence protocols, interconnection networks, emerging applications for many-core architectures.	
INDUSTRIAL EXPERIENCE	Advanced Micro Devices Bellevue, WA IBM Rochester, MN Intel Santa Clara, CA Hewlett Packard Vancouver, WA Hewlett Packard Vancouver, WA	Visiting Scholar July 2015-December 2016 Intern June 2006 - Oct 2006 Intern, Microarchitecture Research Lab May 2004 - December 2004 Intern May 2001 - August 2001 Intern May 2000 - August 2000
HONORS AND AWARDS	Gordon R. Slemon Teaching of Design Award, 2017 IEEE MICRO Top Picks Honorable Mention for "The Anytime Automaton", 2017 Percy Edward Hart Professor in Electrical and Computer Engineering, 2016-2019 125 People of Impact from University of Wisconsin, Department of Electrical and Computer Engineering, 2016 IEEE MICRO Top Picks from Computer Architecture for "Enabling Interposer-based Disintegration of Multi-core Processors", 2016 Inducted into MICRO Hall of Fame, 2015 Borg Early Career Award, 2015 Sloan Research Fellow, 2015-2017	

IEEE MICRO Top Picks Honorable Mention for “NoC Architectures for Silicon Interposer System”, 2015

Ontario Professional Engineers Young Engineer Medal, 2014

Ministry of Research and Innovation Early Researcher Award, 2012

IBM Ph.D. Fellowship, 2007, 2008

Peter R. Schneider Distinguished Graduate Fellowship, University of Wisconsin-Madison, 2002

University of Wisconsin Teaching Academy Future Faculty Partner, 2004-2008

PUBLICATIONS
PEER-REVIEWED
CONFERENCES

- [C1] **Joshua San Miguel, Jorge Albericio**, Natalie Enright Jerger and Aamer Jaleel. “The Bunker Cache for Spatio-Value Approximation.” *In Proceedings of the IEEE/ACM International Symposium on Microarchitecture (MICRO)*, October 2016 (acceptance rate: 22%). Citations: 6.¹
- [C2] **Patrick Judd, Jorge Albericio, Tayler Hetherington**, Tor Aamodt, Natalie Enright Jerger and Andreas Moshovos. “Proteus: Exploiting Numerical Precision Variability in Deep Neural Networks.” *In Proceedings of the ACM International Conference on Supercomputing (ICS)*, 2016. Citations: 5.²
- [C3] **Jorge Albericio, Patrick Judd, Tayler Hetherington**, Tor Aamodt, Natalie Enright Jerger and Andreas Moshovos. “Cnvlutin: Zero-Neuron-Free Deep Convolutional Neural Network Computing.” *In Proceedings of the IEEE/ACM International Symposium on Computer Architecture (ISCA)*, June 2016, pp. 1-13 (acceptance rate: 19%). Citations: 67.
- [C4] **Joshua San Miguel** and Natalie Enright Jerger. “The Anytime Automaton.” *In Proceedings of the IEEE/ACM International Symposium on Computer Architecture (ISCA)*, June 2016, pp. 545-557 (acceptance rate: 19%). Citations: 5.
- [C5] **Zimo Li, Joshua San Miguel** and Natalie Enright Jerger. “The Runahead Network-on-Chip.” *In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA)*, February 2016, pp. 333-344 (acceptance rate: 22%) Citations: 2.
- [C6] Jieming Yin, Onur Kayiran, Matthew Poremba, Natalie Enright Jerger and Gabriel H. Loh. “Efficient Synthetic Traffic Models for Large, Complex SoCs.” *In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA)*, February 2016, pp. 297-308 (acceptance rate: 22%). Citations: 3.
- [C7] **Ajaykumar Kannan**, Natalie Enright Jerger and Gabriel H. Loh. “Enabling Interposer-based Disintegration of Multi-core Processors” *In Proceedings of the IEEE/ACM International Symposium on Microarchitecture (MICRO)*, December 2015, pp. 546-558 (acceptance rate: 21%). Citations: 22.
- [C8] **Joshua San Miguel, Jorge Albericio**, Andreas Moshovos and Natalie Enright Jerger. “Doppelganger: A Cache for Approximate Computing” *In Proceedings of the IEEE/ACM International Symposium on Microarchitecture (MICRO)*, December 2015, pp. 50-61 (acceptance rate: 21%). Citations: 31.
- [C9] Gabriel H. Loh, Natalie Enright Jerger, **Ajaykumar Kannan** and Yasuko Eckert. “Interconnect-Memory Challenges for Multi-Chip, Silicon Interposer Systems” *In Proceedings of the ACM International Symposium on Memory Systems (MEMSYS)*, October 2015, pp. 3-10. Citations: 13.
- [C10] **Robert Hesse** and Natalie Enright Jerger. “Improving DVFS in NoCs with Coherence Prediction” *In Proceedings of the IEEE/ACM International Symposium on Networks on Chip (NOCS)*, September 2015. Citations: 13.

¹Student authors identified in bold.

²Citations from Google Scholar.

- [C11] **Joshua San Miguel** and Natalie Enright Jerger. “Data Criticality in Network-on-Chip Design” *In Proceedings of the IEEE/ACM International Symposium on Networks on Chip (NOCS)*, September 2015. (**Best paper nominee**). Citations: 5.
- [C12] **Jorge Albericio, Joshua San Miguel**, Natalie Enright Jerger and Andreas Moshovos. “Wormhole: Wisely predicting multidimensional branches.” *In Proceedings of the IEEE/ACM International Symposium on Microarchitecture (MICRO)*, December 2014, pp. 509-520 (acceptance rate: 19%). Citations: 7.
- [C13] Natalie Enright Jerger, **Ajaykumar Kannan, Zimo Li** and Gabriel H. Loh. “NoC Architectures for Silicon Interposer Systems.” *In Proceedings of the IEEE/ACM International Symposium on Microarchitecture (MICRO)*, December 2014, pp. 458-470 (acceptance rate: 19%). Citations: 19.
- [C14] **Joshua San Miguel, Mario Badr** and Natalie Enright Jerger. “Load Value Approximation” *In Proceedings of the IEEE/ACM International Symposium on Microarchitecture (MICRO)*, December 2014 (acceptance rate: 19%), pp. 127-139. Citations: 68.
- [C15] **Haofan Yang, Jyoti Tripathi**, Natalie Enright Jerger and Dan Gibson. “Dodec: Random-Link, Low-Radix On-Chip Networks.” *In Proceedings of the IEEE/ACM International Symposium on Microarchitecture (MICRO)*, December 2014 (acceptance rate: 19%), pp 496-508. Citations: 11.
- [C16] **Andrew Bitar, Jeffrey Cassidy**, Natalie Enright Jerger and Vaughn Betz. “Efficient and Programmable Ethernet Switching with a NoC-Enhanced FPGA.” *In Proceedings of the ACM/IEEE Symposium on Architectures for Networking and Communication Systems (ANCS)*, October 2014 (acceptance rate: 34%). Citations: 17.
- [C17] **Wenbo Dai** and Natalie Enright Jerger. “Sampling-based Approaches to Accelerating Network-on-Chip Simulation.” *In Proceedings of the IEEE/ACM International Symposium on Networks on Chip (NOCS)*, September 2014 (acceptance rate: 26%). Citations: 2.
- [C18] **Parisa Khadem Hamedani**, Natalie Enright Jerger and Shaahin Hessabi. “QuT: A Low-Power All-Optical Architecture for a Next Generation of Network-on-Chip.” *In Proceedings of the IEEE/ACM International Symposium on Networks on Chip (NOCS)*, 2014 (acceptance rate: 26%). Citations: 18.
- [C19] **Goran Narancic, Patrick Judd, Di Wu, Islam Atta, Michel El Nacouzi, Jason Zebchuk**, Natalie Enright Jerger, Serag Gadelrab, Kyros Kutulakos, Andreas Moshovos and Jorge Albericio. “Evaluating Memory System Behavior of Smartphone Workloads.” *In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS)*, 2014. Citations: 4.
- [C20] **Mario Badr** and Natalie Enright Jerger. “SynFull: Synthetic Traffic Models Capturing a Full Range of Cache Coherence Behaviour.” *In Proceedings of the IEEE/ACM International Symposium on Computer Architecture (ISCA)*, June 2014 (acceptance rate: 18%). Citations: 62.
- [C21] **Tahir Diop, Steven Gurfinkel**, Jason Anderson and Natalie Enright Jerger. “DistCL: A Framework for Distributed Execution of OpenCL Kernels.” *In Proceedings of the IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS)*. August 2013 (acceptance rate: 27%). Citations: 12.
- [C22] **John Matienzo** and Natalie Enright Jerger. “Performance Analysis of Broadcasting Algorithms on the Intel Single Chip Cloud Computer.” *In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)*, April 2013, pp. 163-172. (acceptance rate: 26%). Citations: 8.
- [C23] **Michel El Nacouzi, Islam Atta, Myrto Papadopoulou, Jason Zebchuk**, Natalie Enright Jerger and Andreas Moshovos. “A Dual-Grain Hit/Miss Detector for Large Stacked Die DRAM Caches.” *In Proceedings of the Conference on Design, Automation and Test in Europe (DATE)*, March 2013, pp. 89-92. (acceptance rate: 36%). Citations: 13.

- [C24] **Robert Hesse, Jeff Nicholls** and Natalie Enright Jerger. “Fine-Grained Bandwidth Adaptivity in Networks-on-Chip Using Bidirectional Channels.” *In Proceedings of the IEEE/ACM 6th International Network on Chip Symposium (NOCS)*, May 2012, pp. 132-141. (acceptance rate: 30%). Citations: 35.
- [C25] **Sheng Ma**, Natalie Enright Jerger and Zhiying Wang. “Whole Packet Forwarding: Efficient Design of Fully Adaptive Routing Algorithms for Networks-on-Chip.” *In Proceedings of the 18th IEEE International Symposium on High Performance Computer Architecture (HPCA)*. Feb. 2012, pp. 467-479. (acceptance rate: 17%). Citations: 63.
- [C26] **Sheng Ma**, Natalie Enright Jerger and Zhiying Wang. “Supporting Efficient Collective Communication in NoCs.” *In Proceedings of the 18th IEEE International Symposium on High Performance Computer Architecture (HPCA)*. Feb. 2012, pp. 165-177. (acceptance rate: 17%). Citations: 20.
- [C27] **Parisa Khadem Hamedani**, Shaahin Hessabi, Hamid Sarbazi-Azad and Natalie Enright Jerger. “Exploration of Temperature Constraints for Thermal Aware Mapping of 3D Networks on Chip.” *In Proceedings of the 20th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP)*. Feb. 2012, 499-506. (acceptance rate: 34%). Citations 37.
- [C28] **Sheng Ma**, Natalie Enright Jerger, and Zhiying Wang. “DBAR: An Efficient Routing Algorithm to Support Multiple Concurrent Applications in Networks-on-Chip.” *In Proceedings of the 38th ACM/IEEE International Symposium on Computer Architecture (ISCA)*. June 2011, pp. 413-424. (acceptance rate: 19%). Citations: 123.
- [C29] **Danyao Wang**, Natalie Enright Jerger, and J. Gregory Steffan. “DART: A Programmable Architecture for NoC Simulation on FPGAs.” *In Proceedings of the 5th IEEE/ACM International Network on Chip Symposium (NOCS)*. May 2011, pp 145-152. (acceptance rate: 25%). Citations: 48.
- [C30] Natalie Enright Jerger. “SigNet: Network-on-Chip Filtering for Coarse Vector Directories.” *In Proceedings of the International Conference on Design Automation and Test in Europe (DATE)*. March 2010, pp. 1378-1383. (acceptance rate: 26%). Citations: 8.
- [C31] **Mitch Hayenga**, Natalie Enright Jerger and Mikko Lipasti. “SCARAB: A Single Cycle Adaptive Routing and Bufferless Network.” *In Proceedings of the 42nd IEEE/ACM International Symposium on Microarchitecture (MICRO)*. New York, New York. Dec. 2009, pp. 244-254. (acceptance rate: 25%). Citations: 156.
- [C32] Dennis Abts, Natalie Enright Jerger, John Kim, **Dan Gibson**, and Mikko Lipasti. “Achieving Predictable Performance through Better Memory Controller Placement in Many-Core CMPs.” *In Proceedings of the 36th IEEE/ACM International Symposium on Computer Architecture (ISCA)*. June 2009, pp. 451-461. (acceptance rate: 20%). Citations: 149.
- [C33] Natalie Enright Jerger, Li-Shiuan Peh and Mikko H. Lipasti. “Virtual Tree Coherence: Leveraging Regions and In-Network Multicast Trees for Scalable Cache Coherence.” *In Proceedings of the 41st IEEE/ACM International Symposium on Microarchitecture (MICRO)*. Nov. 2008, pp. 35-46. (acceptance rate: 19%). Citations: 89.
- [C34] Natalie Enright Jerger, Li-Shiuan Peh and Mikko H. Lipasti. “Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support.” *In Proceedings of the 35th IEEE/ACM International Symposium on Computer Architecture (ISCA)*. Beijing, China. June 2008, pp. 229-240. (acceptance rate: 14%). Citations: 240.
- [C35] Natalie Enright Jerger, Li-Shiuan Peh and Mikko H. Lipasti. “Circuit-Switched Coherence.” *In Proceedings of the 2nd IEEE/ACM International Symposium on Networks on Chip (NOCS)*. April 2008, pp. 193-202. (acceptance rate: 32%). Citations: 144.
- [C36] Natalie Enright Jerger, Dana Vantrease and Mikko Lipasti. “An Evaluation of Server Consolidation Workloads for Multi-Core Designs.” *In Proceedings of IEEE International Symposium*

on *Workload Characterization (IISWC)*. Sept. 2007, pp. 47-56. (acceptance rate: 40%). Citations: 71.

- [C37] Natalie Enright Jerger, Eric Hill, and Mikko Lipasti. “Friendly Fire: Understanding the Effects of Multiprocessor Prefetches.” In *Proceedings of IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)*. March 2006, pp. 177-188. (acceptance rate: 30%). Citations: 19.

PUBLICATIONS
PEER-REVIEWED
JOURNALS

- [J1] Andreas Moshovos, **Jorge Albericio**, **Patrick Judd**, **Alberto Lascorz**, **Sayeh Sharify**, **Taylor Hetherington**, Tor Aamodt, Natalie Enright Jerger, “Value-Based Deep Learning Hardware Accelerators,” *IEEE Micro*, 2018.
- [J2] **Joshua San Miguel**, **Karthik Ganesan**, **Mario Badr**, and Natalie Enright Jerger, “The EH Model: Analytical Exploration of Energy-Harvesting Architectures,” *IEEE Computer Architecture Letters*, 2017.
- [J3] **Thierry Moreau**, **Joshua San Miguel**, **Mark Wyse**, **James Bornholt**, Luis Ceze, Natalie Enright Jerger and Adrian Sampson, “A Taxonomy of Approximate Computing Techniques,” *IEEE Embedded Systems Letters*, 2017. Citations: 3.
- [J4] **Patrick Judd**, **Jorge Albericio**, **Taylor Hetherington**, Tor Aamodt, Natalie Enright Jerger, Raquel Urtasun and Andreas Moshovos. “Proteus: Exploiting Precision Variability in Deep Neural Networks.” *Journal on Parallel Computing*, 2017.
- [J5] **Ajaykumar Kannan**, Natalie Enright Jerger and Gabriel H. Loh. “Exploiting Interposer Technologies to Disintegrate and Reintegrate Multi-core Processors.” *IEEE Micro Top Picks from Computer Architecture*, May-June 2016. Citations: 1.
- [J6] **Sheng Ma**, Zhiying Wang, Zonglin Liu and Natalie Enright Jerger. “Leaving One Slot Empty: Flit Bubble Flow Control for Torus Cache-coherent Networks-on-Chip.” *IEEE Transactions on Computers*, vol. 64, no. 3, pp. 763-777, March 2015. Citations: 22.
- [J7] **Sheng Ma**, Zhiying Wang, Natalie Enright Jerger, Li Shen and Nong Xiao. “Novel Flow Control for Fully Adaptive Routing in Cache-coherent NoCs.” *IEEE Transactions on Parallel and Distributed Computing*, vol. 25, no. 9, pp. 2397-2407, September 2014. Citations: 19.
- [J8] **Parisa Khadem Hamedani**, Shaahin Hessabi, Hamid Sarbazi-Azad and Natalie Enright Jerger. Exploration of Temperature Constraints for Thermal Aware Mapping of 3D Networks on Chip. *International Journal of Adaptive, Resilient and Autonomic Systems*, Special issue on Networked Embedded Systems, vol, 4, no. 3, pp. 42-60, July-September 2013
- [J9] **Sheng Ma**, Natalie Enright Jerger, Zhiying Wang, Mingche Lai, and Libo Huang. Holistic Routing Algorithm Design to Support Workload Consolidation in NoCs. *IEEE Transactions on Computers*, vol. 63, no. 3, pp. 529-542, March 2014. Citations: 4.
- [J10] **Danyao Wang**, **Charles Lo**, **Jasmina Vasiljevic**, Natalie Enright Jerger and J. Gregory Steffan. DART: A Programmable Architecture for NoC Simulation on FPGAs. *IEEE Transactions on Computers*, vol. 63, no. 3, pp. 664-678, March 2014.
- [J11] **Matthew Mislner** and Natalie Enright Jerger. Moths: Mobile Threads for On-Chip Networks. In *ACM Transactions on Embedded Computing*. (manuscript submitted: March 2011, revised: August 2011, accepted: December 2011, published: March 2013). Citations: 9.
- [J12] Radu Marculescu, Umit Ogras, Li-Shiuan Peh, Natalie Enright Jerger and Yatin Hoskote. Outstanding Research Problems in NoC Design: Circuit-, Microarchitecture- and System-Level Perspective. In *IEEE Transactions on Computer-Aided Design*, vol. 28, no. 1, pp. 3-21, 2009. (Most downloaded article in Transactions on Computer-Aided Design of 2009.) Citations: 690.
- [J13] Natalie Enright Jerger, Mikko Lipasti and Li-Shiuan Peh. Circuit-Switched Coherence. *IEEE Computer Architecture Letters*, vol. 6, no. 1, Mar. 2007. Citations: 11.

- [J14] Elizabeth M. O’Callaghan and Natalie Enright Jerger. Women and Girls in Science and Engineering: Understanding the Barriers to Recruitment, Retention and Persistence across the Educational Trajectory. *Journal of Women and Minorities in Science and Engineering*, vol. 12, no. 2-3, pp. 209–232, 2006. Citation: 12.

PUBLICATIONS
BOOK

- [P1] Natalie Enright Jerger, Tushar Krishna and Li-Shiuan Peh. “On-Chip Networks, 2nd Edition”, Synthesis Lecture in Computer Architecture. (Editor: Margaret Martonosi). Morgan & Claypool Publishers. June 2017, 212 pages. Citations: 19
- [P2] Natalie Enright Jerger and Li-Shiuan Peh. “On-Chip Networks”, Synthesis Lecture in Computer Architecture. (Editor: Mark Hill). Morgan & Claypool Publishers. July 2009, 142 pages. (downloaded over 4700 times as of December 2016). Citations: 168.

PUBLICATIONS
REFEREED
WORKSHOP &
POSTERS

- [P3] **Karthik Ganesan, Joshua San Miguel** and Natalie Enright Jerger, “The What’s Next Computing Architecture,” Workshop on Approximate Computing Across the Stack, 2018.
- [P4] **Mario Badr** and Natalie Enright Jerger, “On the Evaluation of Computer Architectures,” Proceedings of the Second Workshop on Pioneering Processor Paradigms, 2018.
- [P5] **Mario Badr** and Natalie Enright Jerger, “Fast and Accurate Performance Analysis of Synchronization.” Proceedings of the 9th International Workshop on Programming Models and Applications for Multicores and Manycores, 2018.
- [P6] **Mark Sutherland** and Natalie Enright Jerger. “Near Data Processing at Runtime.” *1st International Workshop on Architecture for Graph Processing*, 2017.
- [P7] **Robert Hesse** and Natalie Enright Jerger. “Hierarchical Clustering for On-Chip Networks”. *1st International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems*, 2016. Citations: 1.
- [P8] **Patrick Judd, Jorge Albericio, Tayler Hetherington**, Tor Aamodt, Natalie Enright Jerger and Andreas Moshovos. “Proteus: Exploiting Numerical Precision Variability in Deep Neural Networks.” *2nd Workshop on Approximate Computing*, 2016. Citations: 20.
- [P9] **Mark Sutherland, Joshua San Miguel**, Natalie Enright Jerger. “Texture Cache Approximation on GPUs.” *Workshop on Approximate Computing Across the Stack*, 2015. Citations: 10.
- [P10] **Ajaykumar Kannan, Mario Badr, Parisa Khadem Hamedani**, Natalie Enright Jerger. “Offloading to the GPU: An Objective Approach.” *In the 3rd Annual Workshop on Parallelism in Mobile Platforms*, 2015.
- [P11] **Mark Sutherland, Ajaykumar Kannan**, Natalie Enright Jerger. “Not quite my tempo: Matching Prefetches to Memory Access Time.” *In Workshop for 2nd Data Prefetching Competition*, 2015. Citations: 2.
- [P12] **Jorge Albericio, Joshua San Miguel**, Natalie Enright Jerger and Andreas Moshovos. “Wormhole Branch Prediction Using Multi-dimensional Histories.” *In the 4th Championship Branch Prediction Workshop*, 2014. Citations: 4.
- [P13] **Joshua San Miguel** and Natalie Enright Jerger. “Load Value Approximation: Approaching the Ideal Memory Access Latency” *Workshop on Approximate Computing Across the System Stack (WACAS)*, 2014. Citations: 2.
- [P14] **Tahir Diop**, Natalie Enright Jerger and Jason Anderson. “Power Modeling for Heterogeneous Processors.” *Workshop on General Purpose Processing using GPUs*, 2014. Citations: 15.
- [P15] **Wenbo Dai** and Natalie Enright Jerger. “Accelerating Network-on-Chip Simulation via Sampling”. In *International Symposium on Performance Analysis of Systems and Software* (poster). March 2014.

- [P16] **Sam Vafae** and Natalie Enright-Jerger. “C++ Front-End for Distributed Transactional Memory.” In the Intel Symposium on Single-Chip Cloud Computing. March 2011
- [P17] **Matthew Misler** and Natalie Enright-Jerger. “Moths: Mobile Threads for On-Chip Network”, Intl Conf. on Parallel Architectures and Compilation Techniques (poster). Sept 2010. Citations: 2.
- [P18] **Danyao Wang**, Natalie Enright Jerger, J. Gregory Steffan. “DART: Fast and Flexible NoC Simulation Using FPGAs,” 5th Annual Workshop on Architectural Research Prototyping, June 2010. Citations: 6.

PUBLICATIONS
NON-REVIEWED

- [P19] **Patrick Judd, Jorge Albericio, Tayler Hetherington**, Tor Aamodt, Natalie Enright Jerger, Raquel Urtasun and Andreas Moshovos, “Reduced-Precision Strategies for Bounded Memory in Deep Neural Nets”, Tech report, 2015. Citations: 16.
- [P20] Natalie Enright Jerger, “Explaining Parallel Architecture Design”, Book Review: Parallel Computer Organization and Design, Computing in Science and Engineering, 2013.
- [P21] Natalie Enright Jerger and Mikko Lipasti, “Systems for Very Large-Scale Computing,” IEEE MICRO Special Issue (guest editors’ introduction), Vol. 31, No. 3, pp. 4-7, 2011.

PUBLICATIONS
PATENT

- [P22] Natalie D. Enright³, Jamison Collins, Perry Wang, Hong Wang, Xinmin Tran, John Shen, Gad Sheaffer, Per Hammarlund. Mechanism to exploit synchronization overhead to improve multithread performance. Patent no: 7487502. Sept 2009. Assignee: Intel Corporation. Citations 81.

PUBLICATIONS
SUMMARY &
IMPACT

Career Totals

Total Publications: 73
Refereed conference papers (published) 37
Refereed journal papers (published) 14
Other publications ¹ 22

¹ Other publications include posters, workshop papers, patents and invited articles

Top Cited and Citations Summary

Paper:	[J12]	[C34]	[P2]	[C31]	[C32]	[C35]	[C28]	[C33]
Count:	690	240	168	156	149	144	123	89
Total citations (all papers)								2739
Average citations per paper								37.52
h-index								17
i10-index								30

SOFTWARE
ARTIFACTS
RELEASED

DART: An FPGA Network-on-Chip Simulation Acceleration Engine
Released: May 2011
Downloads to date: 320.

³Issued under maiden name

DistCL: A Framework for Distributed Execution of OpenCL Kernels
Released: August 2013
Downloads to date: 60.

Power Modeling for Heterogeneous Processors Framework
Released: April 2014
Downloads to date: 25.

SynFull: Synthetic Traffic Models Capturing Cache Coherent Behaviour
Released: May 2014
Downloads to date: 142.

INVITED TALKS

Architectural Techniques to Efficiently Handle Big Data Challenges
Princeton University, January 2018

Hardware Software Co-Design for Approximate Computing
Brown University, October 2017

Exploiting Approximate Value Locality
AMD Research, July 2015

Energy-Efficient Communication in Many-Core Architectures
AMD (Markham), August 2015
University of Rochester, October 2014

Accelerating Network-on-Chip Simulation with SynFull
PACT 2014 Tutorial: Advanced Design, Analysis and Verification of NoC Architectures

Designing High Performance, Energy-Efficient Networks-on-Chip
University of Wisconsin-Madison, November 2013
Google (Madison), November 2013

Optimizations for Cache-Coherent Networks-on-Chip
University of Washington, April 2013
AMD Research, April 2013
MIT, April 2013
Texas A&M University, March 2013
Cornell University, March 2013
University of Illinois, March 2013
University of Michigan, February 2013
Northwestern University, January 2013

Accelerating Many-Core Network-on-Chip Simulation
Intel Corporation, January 2014
Intel Corporation, January 2013

Reactive Coherence-based Traffic Models
Intel Corporation, January 2012

Towards Application-Aware Network-on-Chip Architectures
McMaster University, March 2012
Intel Corporation, November 2011

IBM T.J. Watson, June 2011
University of Waterloo, ECE Department, March 2011
Qualcomm, November 2010

On-Chip Network Research: Opportunities to Leverage Platform 2012

Research Workshop on STMicroelectronics Platform 2012 (organized by CMC Microsystems),
November 2010

Outstanding Research Challenges in On-Chip Networks

Altera Corporation, Toronto ON, June 2009.

Virtual Tree Coherence: Leveraging Regions and In-Network Multicast Trees for Scalable Cache Coherence

International Symposium on Microarchitecture, November 2008.
12th Annual Wisconsin Architecture Industrial Affiliates Meeting, October 2008.
Gigascale Systems Research Center, Quarterly Concurrent Theme Meeting, June 2008.

Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support

International Symposium on Computer Architecture, June 2008

Harnessing Computing Power through Communication

Computer Science and Engineering Colloquium, Washington University in St. Louis, April 2008
Computer Engineering Group, University of Toronto, March 2008

Virtual Proximity: Interconnect Support for Flexible Scheduling of Server Consolidation Workloads in CMPs

IBM Research Triangle Park, October 2007
11th Annual Wisconsin Architecture Industrial Affiliates Meeting, October 2007

An Evaluation of Server Consolidation Workloads for Multi-Core Designs

IEEE International Symposium on Workload Characterization, Boston MA, September 2007

Circuit-Switched Coherence

2nd Annual IEEE Network on Chip Symposium, April 2008
10th Annual Wisconsin Architecture Industrial Affiliates Meeting, October 2006
IBM Austin Research Lab, October 2006

Friendly Fire: Understanding the Effects of Multiprocessor Prefetches

IEEE Symposium on Performance Analysis of Systems and Software, March 2006
8th Annual Wisconsin Architecture Industrial Affiliates Meeting, October 2004

FUNDING AND
SUPPORT

- **NSERC COHESA: Computing Hardware for Emerging Intelligent Sensory Applications** 2017-2022
Source of support: Natural Science and Engineering Research Council, Strategic Network Grant (co-PI, PI: Andreas Moshovos)
Total amount: \$5,500,000
Annual amount: \$275,000
Annual amount/PI: \$55,000
- **Percy Edward Hart Chair** 2016
Source of support: University of Toronto (sole PI)
Total amount: \$225,000

- Annual amount: \$75,000
Annual amount/PI: \$75,000
- **Sloan Research Fellowship** 2015
 Source of support: Alfred P. Sloan Foundation (sole PI)
 Total amount: \$50,000 (USD)
 Annual amount: \$25,000 (USD)
 Annual amount/PI: \$25,000 (USD)
 - **Power and Performance Characterization of Embedded GPUs** 2014
 Source of support: NSERC Engage Grant (sole PI)
 Total amount: \$25,000
 Annual amount: \$25,000
 Annual amount/PI: \$25,000
 - **Intelligently Orchestrating Communication in Many-Core Architectures** 2014
 Source of support: Natural Sciences and Engineering Research Council, Discovery (sole PI)
 Total amount: \$155,000
 Annual amount: \$31,000
 Annual amount/PI: \$31,000
 - **Evaluation of Direct Interconnect Architectures for Datacenters** 2013
 Source of support: Natural Sciences and Engineering Research Council, Engage Grant (sole PI)
 Total amount: \$25,000
 Annual amount: \$25,000
 Annual amount/PI: \$25,000
 - **Power-Efficient Heterogeneous Architectures** 2012
 Source of support: Ontario Centres of Excellence (OCE) and AMD (PI w/ J. Anderson)
 Total amount: \$25,000 (OCE) + \$20,000 (AMD)
 Annual amount: \$45,000
 Annual amount/PI: \$22,500
 - **High Performance Many-Core Architectures and Interconnection Networks** 2012-2017
 Source of support: Ministry of Research and Innovation, Early Researcher Award (sole PI)
 Total amount: \$140,000
 Annual amount: \$28,000
 Annual amount/PI: \$28,000
 - **Data Supply Architectures for Smartphone and Tablet Devices** 2011-2014
 Source of support: Natural Sciences and Engineering Research Council, Collaborative Research and Development Grant (co-PI w/ A. Moshovos and T. Aamodt (UBC))
 Total amount: \$171,212
 Annual amount: \$57,070
 Annual amount/PI: \$19,023
 - **Data Supply Architectures for Smartphone and Tablet Devices** 2011-2014
 Source of support: Qualcomm (co-PI w/ A. Moshovos and T. Aamodt (UBC))
 Total amount: \$150,000
 Annual amount: \$50,000
 Annual amount/PI: \$16,667
 - **Developing, Analyzing and Accelerating Smartphone Workloads** 2011-2014
 Source of support: Natural Science and Engineering Research Council (co-PI w/ A. Moshovos and K. Kutulakos)
 Total amount: \$507,590
 Annual amount: \$169,196
 Annual amount/PI: \$56,399

- **On-Chip Networks to Enable Exascale Computing** 2011-2012
 Source of support: Connaught New Researcher Award (sole PI)
 Total amount: \$50,000
 Annual amount: \$25,000
 Annual amount/PI: \$25,000
- **Next Generation FPGA Platforms** 2011-2013
 Source of support: Fujitsu Labs (co-PI w/ A. Sheikholeslami and J. Anderson)
 Total amount: \$297,000
 Annual amount: \$148,500
 Annual amount/PI: \$49,500
- **Early-Stage Coherence Modeling for On-Chip Network Performance & Power Analysis**
 2011-2014
 Source of support: Intel University Research Office (sole PI)
 Total amount: \$171,000
 Annual amount: \$57,000
 Annual amount/PI: \$57,000
- **Applications Exploiting Heterogeneous Processor Architectures for Improved Throughput and Energy-Efficiency** 2011
 Source of support: Natural Sciences and Engineering Research Council, Engage Grant (PI w/ J. Anderson)
 Total amount: \$24,940
 Annual amount: \$24,940
 Annual amount/PI: \$12,470
- **Multi-core applications, architectures and algorithms for complex systems** 2011-2016
 Source of support: Canadian Foundation for Innovations (co-PI w/ Z. Tate and J. Anderson)
 Total amount: \$291,789
 Annual amount: \$58,357
 Annual amount/PI: \$19,452
- **Multi-core applications, architectures and algorithms for complex systems** 2011-2016
 Source of support: Ministry of Research and Innovation, Ontario Research Fund (co-PI, w/ Z. Tate and J. Anderson)
 Total amount: \$291,785
 Annual amount: \$58,356
 Annual amount/PI: \$19,452
- **Heterogeneous Multi-Core Architectures** 2010
 Source of support: AMD (PI w/ J. Anderson)
 Total amount: \$20,000 + Donation of 2 ATI Graphics Cards
 Annual amount: \$20,000
 Annual amount/PI: \$10,000
- **Exploiting Efficient Communication in the SCC** 2010
 Source of support: Intel Corporation (PI w/ G. Steffan)
 In-Kind Contribution: Access to the Intel Single-Chip Cloud Computer (consists of 48 IA-32 cores on a single die with 4 memory controllers and a 4×6 mesh on-chip network)
- **Hybrid NoC/Crossbar Designs for SoC Fabrics** 2010
 Source of support: Natural Sciences and Engineering Research Council, Engage Grant (sole PI)
 Total amount: \$23,580
 Annual amount: \$23,580
 Annual amount/PI: \$23,580
- **Integrated Photonics for Energy-Efficient Multi-Core Processors** 2010-2013
 Source of support: Natural Science and Engineering Research Council, Strategic Project Grant (co-PI w/ J. Poon, A. Moshovos, A. Leon-Garcia)

Total amount: \$533,100
Annual amount: \$177,700
Annual amount/PI: \$44,425

- **Semantically Rich Networks for Many-Core Architectures** 2009-2014
Source of support: Natural Sciences and Engineering Research Council, Discovery Grant (sole PI)
Total amount: \$135,000
Annual amount: \$27,000
Annual amount/PI: \$27,000
- **Communication-centric Many-Core Computing Architectures** 2009
Source of support: Connaught Fund (sole PI)
Total amount: \$10,000
Annual amount: \$10,000
Annual amount/PI: \$10,000
- **Start-Up Funds** 2009
Source of support: University of Toronto (sole PI)
Total amount: \$100,000

TEACHING

Instructor ratings below refer to the “Overall Rating as an Instructor” question on the anonymous course evaluations filled out by students at the end of the semester.

- **ECE352 – Computer Organization** 2017
 - Course covers arithmetic circuits, digital system design, assembly language programming, I/O interfaces, processor design, memory systems.
 - Fall 2017 enrollment: 51; Instructor rating: 4.1/5 (Dept. average: 3.9/5).
- **ECE342 – Computer Hardware** 2017-2018
 - Course covers arithmetic circuits, digital system design, asynchronous logic, testing of logic circuits.
 - Winter 2018 enrollment: 102; Instructor rating: -/5 (Dept. average: -/5).
 - Winter 2017 enrollment: 94; Instructor rating: 3.8/5 (Dept. average: 3.8/5).
- **ECE1755 – Parallel Computer Architecture and Programming** 2017-2018
 - Course covers topics in parallel architecture including cache coherence, memory consistency, interconnection networks, etc.
 - Winter 2018 enrollment: 23; Instructor rating: -/5 (Dept. average: -/5).
 - Winter 2017 enrollment: 13; Instructor rating: 4.6/5 (Dept. average: 4.4/5).
- **ECE552 – Computer Architecture** 2009-2014
 - Course covers traditional and advanced topics on computer architecture: pipelining, caches, dynamic scheduling, multiprocessors and multi-threading.
 - Fall 2014 enrollment: 90; Instructor rating: 4.5/5 (Dept. average: 3.9/5).
 - Fall 2013 enrollment: 90; Instructor rating: 4.6/5 (Dept. average: 3.8/5).
 - Fall 2012 enrollment: 85; Instructor rating: 6.33/7 (Dept. average: 5.72/7).
 - Fall 2011 enrollment: 69; Instructor rating: 6.07/7 (Dept. average: 5.86/7).
 - Fall 2010 (as ECE452/1718) enrollment: 82; Instructor rating: 5.62/7 (Dept. average: 5.79/7).
 - Fall 2009 (as ECE452) enrollment: 34; Instructor rating: 4.61/7 (Dept. average: 5.74/7).
- **ECE243 – Computer Organization** 2011-2015

- A second year course on assembly language and computer organization.
- Winter 2015 enrollment: 117; Instructor rating: 4.1/5 (Dept. average: 3.8/5).
- Winter 2014 enrollment: 90; Instructor rating: 4.1/5 (Dept. average: 3.6/5).
- Winter 2013 enrollment: 114; Instructor rating: 6.00/7 (Dept. average: 5.61/7).
- Winter 2012 enrollment: 110; Instructor rating: 5.62/7 (Dept. average: 5.61/7).
- Winter 2011 enrollment: 91; Instructor rating: 5.44/7 (Dept. average: 5.71/7).

• **ECE1749 – Interconnection Networks for Parallel Computer Architectures**

2010-2014

- Course covers fundamental concepts related to interconnection networks: topology, routing algorithms, flow control and router microarchitecture. The course also exposes students to cutting-edge research in this field.
- Fall 2014 enrollment: 8; Instructor rating: 4.1/5 (Dept. average: 4.2/5).
- Spring 2014 enrollment: 8; Instructor rating: 5.92/7 (Dept. average: 6.14/7).
- Fall 2012 enrollment: 24; Instructor rating: 5.92/7 (Dept. average: 6.14/7).
- Fall 2011 enrollment: 21; Instructor rating: 6.52/7 (Dept. average: 6.09/7).
- Winter 2011 enrollment: 10; Instructor rating: 6.60/7 (Dept. average: 6.23/7).
- Winter 2010 enrollment: 8; Instructor rating: 6.75/7 (Dept. average: 6.07/7).

STUDENT
SUPERVISION

Graduated Ph.D. Students

- Wenbo Dai** 9/2011 – 7/2017
Thesis: Network Improvement and Evaluation in Datacenters and Chip-Multiprocessors
First Employment: Intel
- Robert Hesse** 8/2009 – 12/2015
Thesis: Fine-Grained Adaptivity For Dynamic On-Chip Networks
First Employment: Intel
- Parisa Khadem Hamedani** 1/2012 – 4/2017
Thesis: Improving Communication in Chip Multiprocessors Using Emerging Technologies and Machine Learning
First Employment: Intel
- Joshua San Miguel** 5/2012 – 8/2017
Thesis: Reading Between the Bits: Uncovering New Insights in Data for Efficient Processor Design
First Employment: Assistant Professor, University of Wisconsin-Madison

Graduated M.A.Sc. Students

- Mario Badr** 5/2011 – 1/2014
Thesis: Synthetic Traffic Models That Capture Cache Coherent Behaviour
First Employment: PhD student, University of Toronto
- Tahir Diop** 9/2011 – 9/2013
Co-supervised ~50% by Prof. J. Anderson
Thesis: Regression Modelling of Power Consumption for Heterogeneous Processors
First Employment: Software engineer, TXIO
- Kai Feng** 9/2010 – 9/2012
Thesis: Quality-of-Service for NoC-based Smartphone/Tablet Systems-on-Chip

First Employment: China Electronics Corporation

Karthik Ganesan 1/2016 – 1/2018
Thesis: Sporadic: An Anytime Architecture for Intermittent Computing
First Employment: PhD student, University of Toronto

Steven Gurfinkel 5/2011 – 4/2014
Co-supervised ~50% by Prof. J. Anderson
Thesis: The Distribution of OpenCL Kernel Execution Across Multiple Devices
First Employment: Engineer, NVIDIA

Ajaykumar Kannan 9/2013 – 9/2015
Thesis: Enabling Interposer-Based Disintegration of Multi-Core Processors
First Employment: Engineer, Altera

Zimo Li 9/2013 – 9/2016
Thesis: The Runahead Network on Chip
First Employment: Engineer, Amazon

Matthew Misler 1/2009 – 6/2010
Thesis: An Exploration of On-Chip Network Based Thread Migration
First Employment: IT Analyst, TD Bank Financial Group

Mark Sutherland 9/2014 – 8/2016
Thesis: Co-Locating Code and Data for Energy-Efficient CPUs
First Employment: PhD Student, EPFL

Danyao Wang 1/2009 – 9/2010
Co-supervised ~50% by Prof. J. G. Steffan
Thesis: DART: An FPGA-based Accelerator Platform for Network-on-Chip Simulation
First Employment: Software Engineer, Google

Haofan Yang 9/2011 – 9/2013
Thesis: Dodec: A Random-Link Approach for Low-Radix On-Chip Networks
First Employment: Engineer, NVIDIA

Post-Doctoral Researchers

Jorge Albericio Latorre 7/2013 – 8/2016
Co-supervised ~50% by Prof. A. Moshovos
Topic: Hardware Acceleration for Machine Learning
First Employment: NVIDIA

Current Ph.D. Students

Mario Badr 1/2014 – Present
Topic: Analytical Performance Models

Shehab Elsayed 9/2012 – Present
Topic: Quality of Service for Smartphone Networks-on-Chip

Karthik Ganesan 1/2018 – Present
Topic: Energy Harvesting Architectures

Current M.A.Sc. Students

Henry Kao 9/2017 – Present
Topic: TBD

Victor Kariofillis 9/2017 – Present
Topic: TBD

Rose Li 9/2017 – Present
Topic: TBD

Visiting International Ph.D. Students

Thierry Moreau Current Position: PhD Student, University of Washington	9/2015 – 7/2016
Sheng Ma Current Position: Assistant Professor National University of Defense Technology, China	9/2010 – 9/2012

M.Eng. Students Supervised

Remi Dufour Topic: Multi-core Prefetching Algorithms Current Position: Apple	1/2013 – 9/2013
Xiaoyin Liu Topic: Simulation Visualization for Networks-on-Chip	1/2012 – 6/2012
John Matienzo Topic: Optimized Broadcast Algorithms for the Intel SCC Current Position: Apple	1/2012 – 10/2012

MENTORING AND OUTREACH

Panelist: “3rd year review and tenure process”, workshop organized by the Office of the Vice-Provost, University of Toronto, 2015.

Panelist: “Career Workshop for Women and Minorities in Computer Architecture”, held in conjunction with MICRO, 2014.

Panelist: “Academia and Industry Crossroads” at the University of Toronto ECE Connections Symposium, 2014.

Co-Organizer: Women in Computer Architecture Group (WICArch), 2011-Present
International membership consisting of professors, industry researchers and students in the field of computer architecture.
Organize annual networking events at major computer architecture conferences (ISCA and MICRO)

ECE Representative: Girls Leadership in Engineering Experience (GLEE) Dinner for prospective undergraduate students, 2013, 2014.

Panelist: “Being an Engineering Professor” hosted by the University of Toronto Prospective Professor in Training Program, April 2013

Speaker: CRA-W Graduate Cohort, April 2013

Co-Organizer: CRA-W/CDC Computer Architecture Discipline Specific Mentoring Workshop, August 2012

Co-Organizers: Hillery Hunter (IBM), Russ Joseph, (Northwestern), Li-Shiuan Peh (MIT), Kelly Shaw (University of Richmond)

Received funding support from CRA-W/CDC and ACM SIGARCH, ACM SIGMICRO, AMD, IBM, Intel, Microsoft, Google, Oracle Labs, and VMware

Panelist: “What if... You Thrived on the Tenure Track?”
Grace Hopper Celebration of Women in Computing, 2011
Organizer: Ioana Burcea, University of Toronto

High School Outreach
Speaker, Fall Campus Day, October 2014
Speaker, Fall Campus Day, October 2013
Lester B. Pearson Collegiate Institute: Presentation on ECE to Grade 10 Computer Science class, April 2012
Bishop Strachan School: Presentation on ECE to Grade 11 Physics class, March 2012.
Bishop Strachan School: Presentation on ECE to Grade 11 Physics class, January 2011.

CRA-W/CDC Distinguished Lecture Series Organizer for University of Toronto, 2010
Speakers: Margaret Martonosi (Princeton) and Jaime Moreno (IBM)

Panelist: “Campus visit, interview and more”
Positioning Yourself for a Career in Academia. Hosted by the Status of Women Office at the University of Toronto, April 2010.

PROFESSIONAL
SERVICE

Executive Committee
ACM Special Interest Group on Architecture (SIGARCH), 2015-Present
IEEE Technical Committee on Computer Architecture (TCCA), 2015-Present
ACM Special Interest Group on Microarchitecture (SIGMICRO), Vice Chair, 2017-Present

Program Chair
20th International Symposium on High Performance Computer Architecture (HPCA), 2014

Program Co-Chair
7th ACM/IEEE International Symposium on Networks-on-Chip, 2013

Steering Committee Member, 2014–Present
International Symposium on High Performance Computer Architecture (HPCA)

Steering Committee Member, 2013–Present
International Symposium on Networks-on-Chip (NOCS)

Discovery Grant Evaluation Group Member: Electrical and Computer Engineering, 2016-2019
Natural Sciences and Engineering Research Council of Canada
Section Chair, 2017

Associate Editor
ACM Transactions on Architecture and Code Optimization, 2013-Present
IEEE Computer Architecture Letters, 2014-Present
IEEE Transactions on Computers, 2015-Present

Guest Co-Editor
IEEE MICRO Special Issue on Approximate Computing, July/August 2018 (w/ Joshua San Miguel, University of Wisconsin-Madison)
IEEE MICRO Special Issue on Systems for Very Large Scale Computing, May/June 2011 (w/ Mikko Lipasti, University of Wisconsin-Madison)

Committee Member
IEEE Computer Society Awards Committee, 2017-Present
IEEE Computer Society B. Ramakrishna Rau Award Committee, 2017

Track Co-Chair

International Conference on Computer Design, Computer Systems and Applications Track, 2013
Canadian Conference on Electrical and Computer Engineering, Computer, Software and Applications Track, 2011

Student Travel Grants Co-Chair

International Symposium on Computer Architecture, 2017

Industrial Liaison

International Symposium on Computer Architecture, 2016

Finance Chair

International Symposium on Computer Architecture, 2015

Workshop/Tutorials Chair

International Conference on Parallel Architecture and Compilation Techniques, 2013

International Symposium on Performance Analysis of Systems and Software, 2013

Publicity Chair

International Symposium on Computer Architecture (ISCA), 2014

International Symposium on Code Generation and Optimization (CGO), 2010

Instructor, 8th International Summer School on Advanced Computer Architecture and Compilation for High-Performance and Embedded Systems, 2012

4-day course: Networks-on-Chip: Communication challenges for many-core architectures

Workshop Co-Organizer

11th Workshop on Duplicating, Deconstructing and Debunking (held with ISCA-41)

10th Workshop on Duplicating, Deconstructing and Debunking (held with ISCA-39)

9th Workshop on Duplicating, Deconstructing and Debunking (held with ISCA-38)

8th Workshop on Duplicating, Deconstructing and Debunking (held with ISCA-36)

Session Chair

International Symposium on Computer Architecture (ISCA), June 2015

International Symposium on Microarchitecture (MICRO), December 2014

International Symposium on Networks on Chip (NOCS), September 2014

International Conference on Parallel Architectures and Compilation Techniques (PACT), August 2014

International Symposium on Computer Architecture (ISCA), June 2013

International Symposium on High Performance Computer Architecture (HPCA), February 2012

External Reviewer

NSERC Discovery Grants, Electrical and Computer Engineering Committee: 2011, 2012, 2013, 2015

Panelist

National Science Foundation (US), Computing and Communication Foundations (CCF) Grant Review Panel, 2012

National Science Foundation (US), Joint Computing and Communication Foundations (CCF)/Computer and Network Systems (CNS) Grant Review Panel, 2011

Program Committee (Conferences)

Intl. Symposium on Computer Architecture (ISCA) 2013, 2015, 2017, 2018

Intl. Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)	2017, 2018
Intl. Symposium on Microarchitecture (MICRO)	2011, 2016, 2017
Intl. Symposium on Workload Characterization (IISWC)	2016
IEEE Micro Top Picks	2013, 2015
Intl. Symposium on High Performance Computer Architecture (HPCA)	2012, 2013, 2015, 2016
Intl. Symposium on Networks-on-Chip (NOCS)	2014, 2015, 2016, 2017
Intl. Conference for High Performance Computing, Networking, Storage and Analysis (SC)	2014
Intl. Conference on Parallel Architectures and Compilation Techniques (PACT)	2010, 2014
Intl. Conference on Supercomputing (ICS)	2011, 2014
Intl. Conference on Parallel Processing (ICPP)	2010, 2013
Intl. Parallel and Distributed Processing Symposium (IPDPS)	2011, 2012, 2013
Intl. Conference on Computer Design (ICCD)	2009, 2010, 2011, 2012
Intl. Symposium on Performance Analysis of Software and Systems (ISPASS)	2011, 2012
Intl. Conference on Computer Aided Design (ICCAD)	2009, 2010
Intl. Conference on Design Automation and Test in Europe (DATE)	2010
Program Committee (Workshops)	
General Purpose Processing Using GPUs (at ASPLOS)	2013
Interconnection Network Architectures: On-Chip, Multi-Chip (at HiPEAC)	2011, 2012, 2013
Communication Architecture for Scalable Systems (CASS) (at IPDPS)	2011, 2012, 2013
Network on Chip Architectures (at MICRO)	2009, 2010, 2011, 2012, 2013
Chip Multiprocessor Memory Systems and Interconnects (at ISCA, HPCA)	2009, 2010
External Review Committee	
International Symposium on High Performance Computer Architecture (HPCA)	2017
International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)	2010, 2013, 2015, 2016
International Symposium on Microarchitecture (MICRO)	2014
Intl. Conf. on High-Performance and Embedded Architectures and Compilers (HiPEAC)	2012, 2013
Reviewer for Conference and Journals	
Journals: IEEE Micro, ACM Transactions on Computers, IEEE Transactions on Computers, IEEE Transactions in VLSI, IEEE Computer Architecture Letters, ACM Transactions on Embedded Computing Systems, ACM Transactions on Architecture and Code Optimization, Journal of Parallel and Distributed Computing, IEEE Journal of Emerging and Selected Topics in Circuits and Systems, Transactions on Computer Aided Design, ACM Computing Surveys, ACM Transactions on Design Automation of Electronic Systems, IEEE Systems Journal, Canadian Journal of Electrical and Computer Engineering, Journal of Optical Communications and Networking, IEEE Transactions on Parallel and Distributed Computing	
Cited as a ‘Top Reviewer’ in 2013 for IEEE Transactions on Computers	
Conferences: International Symposium on Microarchitecture, International Symposium on Computer Architecture, International Conference on Architectural Support for Programming Languages and Operating Systems, International Conference on Parallel Architectures and Compilation Techniques, International Conference on Supercomputing, International Symposium on Parallel Algorithms and Architectures, International Conference on Parallel Processing, International Conference on Computer Design, International Conference on Computer Aided Design, International Symposium on High Performance Computer Architecture, International Symposium on Performance Analysis of Systems and Software, International Symposium on Circuits and Systems, Grace Hopper Celebration	

Professional Memberships

IEEE, IEEE Computer Society, Technical Committee on Computer Architecture (TCCA)
Senior Member

ACM, SIGARCH, SIGMICRO
Senior Member

Licensed Professional Engineer (P.Eng.) in Ontario

UNIVERSITY
SERVICE

Vice-Chair

Community Affairs and Gender Issues Committee, Faculty of Applied Science and Engineering,
2010-2011, 2012-2013, 2013-2014 (acting chair)

Member

ECE Promotion Through the Ranks (PTR) Committee, 2016-2018

ECE Department Space Committee, 2014-2015

Advisory Committee on the Appointment of ECE Chair, 2013

Community Affairs and Gender Issues Committee, Faculty of Applied Science and Engineering,
2010-2014

Faculty Advisor

Mechatronics Design Association, 2014-2016