DART: An FPGA-Based Network-on-Chip Simulation Acceleration Engine
DART is an FPGA implementation of a network-on-chip simulator, where the topology and parameters of the simulated network can be modified without rebuilding the FPGA image. DART is described in our NOCS 2011 paper and is available for download.