$\qquad$

## University of Toronto

Faculty of Applied Science and Engineering
Edward S. Rogers Sr. Department of Electrical and Computer Engineering

## Final Examination

ECE 241F - Digital Systems

## Examiners: S. Brown, J. Rose, K. Truong and B. Wang

 December 9, 2004
## Duration: 2.5 Hours

ANSWER ALL QUESTIONS ON THESE SHEETS, USING THE BACKS IF NECESSARY.

- Exam Type D, these specific aids allowed:
i. Original Versions (no photocopies) of the course text, Fundamentals of Digital Logic with Verilog Design, by Brown \& Vranesic, ISBN 0-07-282315-1
ii. One $8.5 \times 11$ " two-sided aid sheet.
- The amount of marks available for each question is given in square brackets []
- No calculators of any type are allowed. Cellular phones are also prohibited

LAST NAME: $\qquad$

FIRST NAME: $\qquad$

STUDENT NUMBER: $\qquad$
$\left.\begin{array}{lll}\text { Lecture Section: } & \left.\begin{array}{ll}\text { Section 01 (Rose) } & {[ }\end{array}\right] \\ & \left.\begin{array}{ll}\text { Section 02 (Wang) } & {[ }\end{array}\right] \\ & \text { Section 03 (Brown) } & {[ }\end{array}\right]$

| Question | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ | $\mathbf{5}$ | $\mathbf{6}$ | $\mathbf{7}$ | $\mathbf{8}$ | $\mathbf{9}$ | Total |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum <br> Mark | $\mathbf{8}$ | $\mathbf{1 0}$ | $\mathbf{6}$ | $\mathbf{9}$ | $\mathbf{6}$ | $\mathbf{6}$ | $\mathbf{8}$ | $\mathbf{8}$ | $\mathbf{1 0}$ | $\mathbf{7 1}$ |
| Mark <br> Obtained |  |  |  |  |  |  |  |  |  |  |

Student Number $\qquad$
[8] Q1. Consider the circuit below and the table giving various maximum propagation delays and other timing parameters for the circuit elements.

| Timing Parameter | Maximum (ns) |
| :--- | :---: |
| $\mathrm{T}_{\text {INV }}$ - Delay of Inverter | 2.0 |
| $\mathrm{~T}_{\text {AND }}$ - Delay of AND | 5.0 |
| $\mathrm{~T}_{\text {NAND }}-$ Delay of NAND | 4.0 |
| Flip-Flop $\mathrm{T}_{\text {Clock-to-Q }}$ | 3.0 |
| Flip-Flop $\mathrm{T}_{\text {Set-up }}$ | 2.0 |
| Flip-Flop $\mathrm{T}_{\text {Hold }}$ | 1.5 |


(a) [4] Determine the minimum clock period for which this circuit is guaranteed to operate correctly. Show how you arrived at your answer.

Student Number
Question 1, continued
(b) [4] Assume that the minimum propagation delay for all gates and the clock-to-Q of the flipflops is 0.5 ns. Will the hold time for the Flip-Flops labeled FFD and FFE be violated? Give an answer for both flip-flops and explain each answer.

## Student Number

[10] Q2. Consider the one-input (X) one-output (Out) 3-state Moore-type Finite State Machine described in the State Transition and Assignment Table given below. Notice that this is a fully-encoded state the State Transition and Assignment Table given below. Notice that this is a fully-encoded state
machine for which the codes for States A and C have already been assigned, but the code for State $B$ has not yet been determined. The code for state B is listed as $\mathbf{b}_{\mathbf{1}} \mathbf{b}_{\mathbf{0}}$ in the table.

You are to choose the code for State B (without changing the given code for A and C) such that the total cost of the sum-of-products form of the resulting Next State logic and the Output logic is minimized. To measure cost, use the (\# gates) + (\# inputs) metric, in which you should include the cost of inverters.

You must show all of your work in the area provided, including how you decided which encoding resulted in the best cost. At the end, you must give the circuit schematic (diagram) of the state machine.

In the state transition and assignment table below, the current state (the flip-flop outputs) of the corresponding finite state machine are denoted $\mathrm{Q}_{1} \mathrm{Q}_{0}$, and the next state (flip-flop inputs) are denoted as $\mathrm{D}_{1} \mathrm{D}_{0}$

| Current State |  | Next State |  |  |  | Out |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{X = \mathbf { 0 }}$ |  | $\mathbf{X = 1}$ |  |  |  |  |
|  | $\mathbf{Q}_{\mathbf{1}} \mathbf{Q}_{\mathbf{0}}$ | $\mathbf{D}_{\mathbf{1}}$ | $\mathbf{D}_{\mathbf{0}}$ | $\mathbf{D}_{\mathbf{1}}$ | $\mathbf{D}_{\mathbf{0}}$ |  |
| A | 00 | 0 | 0 | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ | 1 |
| B | $\mathrm{b}_{1} \mathrm{~b}_{0}$ | 0 | 1 | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ | 0 |
| C | 01 | 0 | 0 | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ | 1 |

Below are some extra state tables that will help you determine your answer; be sure to fill them out as part of your answer.

| Current State |  | Next State |  |  | Out |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{X}=\mathbf{0}$ |  | $\mathbf{D}_{\mathbf{0}}$ | $\mathbf{D}_{\mathbf{1}}$ | $\mathbf{X}=\mathbf{1}$ | $\mathbf{D}_{\mathbf{0}}$ |  |
|  | $\mathbf{Q}_{\mathbf{1}} \mathbf{Q}_{\mathbf{0}}$ | $\mathbf{D}_{\mathbf{1}}$ | 0 | 0 |  |  |
| A | 0 | 0 | 1 |  |  | 1 |
| B |  | 0 | 0 |  |  | 0 |
| C | 01 | 0 |  |  |  |  |

$\qquad$

## Q2, continued.

| Current State |  | Next State |  |  |  | Out |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{X = 0}$ |  | $\mathbf{D}_{\mathbf{0}}$ | $\mathbf{D}_{\mathbf{1}}$ | $\mathbf{D}_{\mathbf{0}}$ |  |  |
|  | $\mathbf{Q}_{\mathbf{1}} \mathbf{Q}_{\mathbf{0}}$ | $\mathbf{D}_{\mathbf{1}}$ | 0 |  |  | 1 |
| A | 00 | 0 | 0 |  |  | 0 |
| B |  | 0 | 1 |  |  | 1 |
| C | 01 | 0 |  |  |  |  |

## Work area

(a) [7] Answer: The Best Code for state B is:

Be sure to show all of your work above, including how you determined the cost of all of the alternative codes for B.

## Student Number

## Q2, continued.

(b) [3] Give the full state machine design, (using D-type flip-flops, AND, OR and NOT gates,) of the state machine that uses the encoding that results in the minimum-cost logic.
$\qquad$

## Q3, continued

[6] Q3. Consider the following logic function:

## $\mathrm{f}\left(\mathrm{x}_{3}, \mathrm{x}_{2}, \mathrm{x}_{1}, \mathrm{x}_{\mathbf{0}}\right)=\boldsymbol{\Sigma} \mathbf{m}(\mathbf{0}, 4,7,8,9,12,13,15)$

(a) [3] Determine the minimal sum-of-products form for the logic function. Make use of the following Karnaugh map:

| $\mathbf{x}_{3} \mathbf{x}_{2}$ | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| 00 |  |  |  |  |
| 01 |  |  |  |  |
| 11 |  |  |  |  |
| 10 |  |  |  |  |

Answer:
(b) [3] Implement the above function using only one $4: 1$ multiplexor and as many basic gates (NOT, AND, OR) as necessary. Note: full marks will be given to a solution that uses no basic gates.

Student Number
[9] Q4.
(a) [3] Consider the following transistor-level design of a 2-input logic gate. Derive the truth table of the output $\mathbf{y}$ in terms of the inputs $\mathbf{x}_{\mathbf{1}}$ and $\mathbf{x}_{\mathbf{2}}$. Place your answer in the truth table beside the circuit


Put your rough work here:

Q4, continued
(b) [6] Consider the transistor level design of the 4-input gate below. Determine the truth table of the output $y$ in terms of the inputs $x_{1}, x_{2}, x_{3}$ and $x_{4}$. For the cases where $y$ is not driven to 0 or 1 , give the answer ' $\mathbf{Z}$ '. Place your answer in the truth table give at the right
$\begin{array}{llll}\mathrm{X}_{1} & \mathrm{X}_{2} & \mathrm{X}_{3} & \mathrm{x}_{4}\end{array}$


| $\mathbf{x}_{\mathbf{1}}$ | $\mathbf{x}_{\mathbf{2}}$ | $\mathbf{x}_{\mathbf{3}}$ | $\mathbf{x}_{\mathbf{4}}$ | $\mathbf{y}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |  |
| 0 | 0 | 0 | 1 |  |
| 0 | 0 | 1 | 0 |  |
| 0 | 0 | 1 | 1 |  |
| 0 | 1 | 0 | 0 |  |
| 0 | 1 | 0 | 1 |  |
| 0 | 1 | 1 | 0 |  |
| 0 | 1 | 1 | 1 |  |
| 1 | 0 | 0 | 0 |  |
| 1 | 0 | 0 | 1 |  |
| 1 | 0 | 1 | 0 |  |
| 1 | 0 | 1 | 1 |  |
| 1 | 1 | 0 | 0 |  |
| 1 | 1 | 0 | 1 |  |
| 1 | 1 | 1 | 0 |  |
| 1 | 1 | 1 | 1 |  |

## Student Number

6] Q5. Consider the two-input, two-output State Machine described by the state transition table below.

| Present <br> State | Next State |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{x}_{1} \mathrm{X}_{2}=00$ | $\mathrm{x}_{1} \mathrm{X}_{2}=01$ | $\mathrm{x}_{1} \mathrm{X}_{2}=10$ | $\mathrm{x}_{1} \mathrm{X}_{2}=11$ | $\mathrm{Z}_{1}$ | $\mathrm{Z}_{2}$ |
| $\mathrm{~S}_{0}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{6}$ | $\mathrm{~S}_{2}$ | $\mathrm{~S}_{4}$ | 1 | 0 |
| $\mathrm{~S}_{1}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{1}$ | $\mathrm{~S}_{5}$ | 0 | 1 |
| $\mathrm{~S}_{2}$ | $\mathrm{~S}_{1}$ | $\mathrm{~S}_{6}$ | $\mathrm{~S}_{2}$ | $\mathrm{~S}_{4}$ | 1 | 1 |
| $\mathrm{~S}_{3}$ | $\mathrm{~S}_{1}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{4}$ | $\mathrm{~S}_{6}$ | 0 | 1 |
| $\mathrm{~S}_{4}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{2}$ | $\mathrm{~S}_{0}$ | 1 | 0 |
| $\mathrm{~S}_{5}$ | $\mathrm{~S}_{1}$ | $\mathrm{~S}_{4}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{1}$ | 0 | 1 |
| $\mathrm{~S}_{6}$ | $\mathrm{~S}_{1}$ | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{4}$ | $\mathrm{~S}_{3}$ | 0 | 1 |

(a) [4] Determine the minimum number of states that could be used to implement this state machine, showing your work

## Student Number

Q5, continued
(b) [2] Give the state transition table for the minimized state machine:

| Present <br> State | Next State |  |  |  | $x_{1} \mathrm{x}_{2}=00$ | $\mathrm{x}_{1} \mathrm{x}_{2}=01$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{x}_{1} \mathrm{x}_{2}=10$ | $\mathrm{x}_{1} \mathrm{X}_{2}=11$ | $\mathrm{z}_{1}$ | $\mathrm{z}_{2}$ |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |

Student Number $\qquad$
[6] Q6. Consider the following two logic functions:

$$
\begin{aligned}
& f=x_{1} \cdot x_{2} \cdot x_{3} \cdot x_{4} \cdot x_{5} \cdot x_{6} \\
& g=\bar{x}_{1} \cdot \bar{x}_{2} \cdot \bar{x}_{3} \cdot \bar{x}_{4} \cdot \bar{x}_{5} \cdot \bar{x}_{6}
\end{aligned}
$$

You are to implement these two functions using a total of three 4-input lookup tables. Show what logic function has to be implemented in each of the three lookup tables by giving the logic expression as a function of its labeled inputs (in the case where there isn't a label, you should create one).

Use the simplest logic expressions possible for each lookup table, using AND, OR, and NOT operators. Show your logic expression inside each lookup table, and show how the lookup tables are connected together

Note that some part marks will be given if you use four or more lookup tables, but to get full marks you have to use exactly three lookup tables.

## ANSWER:

Student Number $\qquad$
[8] Q7. Consider the Verilog code for a finite state machine shown below:

```
module whatsthis (Clock, Resetn, In3, Out);
    input Clock, Resetn, In3
    output [1:3] Out
    reg [1:3] y, Y;
    parameter [1:3] A = 3'b000, B = 3'b001, C = 3'b010,
        = 3'b011, E = 3'b100, F = 3'b101, G = 3'b110, H = 3'b111;
    // Define the next state combinational circuit
    always @(In3 or y)
        case (y)
            A. \(\quad\) if \((\operatorname{In} 3) \mathrm{Y}=\mathrm{B}\)
                    else \(Y=A\);
                    if \((\operatorname{In} 3) Y=D\);
                    else \(Y=C\);
                    if \((\operatorname{In} 3) Y=F\);
                    else \(\mathrm{Y}=\mathrm{E}\);
                    if \((\operatorname{In} 3) \mathrm{Y}=\mathrm{H}\);
                    else \(\quad Y=G\);
                    if \((\operatorname{In} 3) \mathrm{Y}=\mathrm{B}\);
                    else \(\mathrm{Y}=\mathrm{A}\);
                    if \((\operatorname{In} 3) \mathrm{Y}=\mathrm{D}\);
                    else \(\quad \mathrm{Y}=\mathrm{C}\);
                    else \(\quad Y=C\);
if \((\operatorname{In} 3) Y=F\);
                    if \((\ln 3) \mathrm{Y}=\mathrm{F} ;\)
                    else \(\quad Y=E ;\)
                    if \((\operatorname{In} 3) \mathrm{Y}=\mathrm{H}\);
                    else \(\mathrm{Y}=\mathrm{G}\);
        ndcase
    // Define the sequential block
    always @(negedge Resetn or posedge Clock)
        (Resetn == 0) y <= A
        else y <= Y ;
    // Define output
    assign Out = y ;
```


## endmodule

(a) [4] At the top of the next page give the state-assigned table (the table that shows the state codes and not the letters A, B, etc for the state names) for this FSM

Student Number
Q7, continued

## ANSWER - State-Assigned Table:

(b) [4] State in words, as simply as possible, what function is performed by this FSM.

## ANSWER:

$\qquad$
$\qquad$
$\qquad$
$\qquad$

## Student Number

[8] Q8. A digital comparator is a logic circuit that takes two $\mathbf{n}$-bit numbers $\mathbf{A}$ and $\mathbf{B}$ as input and compares the magnitude of $A$ and $B$. It has three outputs, $\mathbf{G}, \mathbf{E}$, and $\mathbf{L}$, where $G=1$ only if $A>B, E=1$ only if $\mathrm{A}=\mathrm{B}$, and $\mathrm{L}=1$ only if $\mathrm{A}<\mathrm{B}$

A 4-bit magnitude comparator (for unsigned numbers) is to be constructed from two 2-bit comparators as shown in the diagram below. One of these will compare the high-order 2-bits ( $a_{3} a_{2}$ and $b_{3} b_{2}$ ) of each input and the other will compare the lower 2-bits $\left(\mathrm{a}_{1} \mathrm{a}_{0}\right.$ and $\left.\mathrm{b}_{1} \mathrm{~b}_{0}\right)$. The outputs, greater ( $G_{i n}$ ), equal $\left(E_{i n}\right)$, and less ( $L_{i n}$ ) from the lower-bits comparator become additional inputs to the higher-bits comparator. The inputs to the lower-bits comparator are labeled $G_{0}, E_{0}$, and $L_{0}$.

(a) [2] For what values of the inputs A and B will the result of the lower-bits comparator ( $\mathrm{G}_{\text {in }}$, $\mathrm{E}_{\text {in }}$ and $\mathrm{L}_{\text {in }}$ ) influence the overall outputs $G, E$ and $L$ ? Explain. Your answer should not give every possible input combination - you must express your answer by stating relationships between the input values of the $a_{i}, b_{i}, G_{i n}, E_{i n}$ and $L_{\text {in }}$

Student Number

## Q8, continued

(b) [2] If both 2-bit comparator units are to contain identical logic circuits, specify, for the lowerbits comparator, what values the inputs $G_{0}, E_{0}$, and $L_{0}$ should have in order for the complete 4-bit comparator to operate properly.
(c) [4] Give a logic expression for $G$ (recall that $G=1$ if $\mathrm{A}>\mathrm{B}$ ) in terms of $\mathrm{a}_{3}, \mathrm{a}_{2}, \mathrm{~b}_{3}, \mathrm{~b}_{2}$ and $\mathrm{G}_{\text {in }}$. You are allowed to use the AND, OR, NOT and XOR logic operators as needed

## Student Number

[10] Q9. A finite-state machine has one input (w) and one output (z). The input $\mathbf{w}$ is a serial input synchronized to a clock in a similar manner to the sequence detectors you built in lab \#6.

The state machine is part of a communication system that is using the following rules for transmission of data through the input w: If a 0 occurs in the input stream, then there should be an odd numbers of 0 's; if a 1 occurs, then there should be an even numbers of 1 's.

The purpose of the state machine is to detect errors in the sequence that doesn't obey these rules. The output, z, should be set to 1 for one clock cycle whenever an even number of zeroes occur in he input sequence or an odd number of ones. The following pattern shows the corresponding values of $w$ and $z$.


Give a Moore-type state diagram for this FSM. Use as few states as possible:

