Last Name_____

Last Name_____

Student Number _____

[6] Q1. This question concerns transistor-level circuit design of digital logic gates.

(a) Write the logic function for y, the output of the circuit below, in terms of a, b, c, d and e.

University of Toronto Faculty of Applied Science and Engineering Edward S. Rogers Sr. Department of Electrical and Computer Engineering

Final Examination ECE 241F - Digital Systems

Examiners: S. Brown, J. Rose, K. Truong and B. Wang December 12, 2005

Duration: 2.5 Hours

ANSWER <u>ALL</u> QUESTIONS. USE ONLY THESE SHEETS, USING THE BACKS IF NECESSARY.

- Exam Type D, these specific aids allowed:

 Original Versions (no photocopies) of the course text, Fundamentals of Digital Logic with Verilog Design, by Brown & Vranesic, ISBN 0-07-282315-1.
 One 8.5 x 11" two-sided aid sheet.
- The amount of marks available for each question is given in square brackets [].

LAST NAME: _____

FIRST NAME: ______

STUDENT NUMBER: _____

Lecture Section: Section 01 (Rose) [] Section 02 (Wang) [] Section 03 (Brown) [] Section 04 (Truong) []

Question	1	2	3	4	5	6	7	8	9	Total
Maximum	6	5	4	8	10	8	12	8	9	70
Mark										
Mark Obtained										

Page 1 of 17



ANSWER:

Page 2 of 17

Q1, continued.

Student Number _

Describe the operation of the circuit below in the simplest way. (b)



ANSWER:

Last Name_

[5] Q2. Finite State Machine State minimization. Consider the following state diagram for a state machine that has x as its input and \mathbf{z} as its output:



(a) Give state transition table corresponding to this state diagram.

Present state	Next	state	Output (z)
	x=0	x=1	_
Α			
В			
С			
D			
E			
F			
G			

Page 3 of 17

Page 4 of 17

Student Number _

Q2, continued.

(b) Minimize the above state machine, and provide the following answers:

(i) The minimum number of states = _____

(ii) The states that are equivalent in the original state machine are:

WORKING SPACE:

Last Name_

Student Number

[4] Q3. Complete the timing diagram for the circuit below for the outputs **a**, **b**, **c** and **d**. Assume that all the D-flip flops are initially cleared to 0. Assume that all delays are zero (i.e. you are to provide the functional simulation of the circuit, rather than timing simulation).





Page 5 of 17

Page 6 of 17

Last Name____

Student Number ____

[8] Q4. Consider the following cross-coupled **exclusive NOR** circuit with inputs A and B and outputs C and D:



Describe the behavior of the circuit when A = 1 and B = 0 using words *and* by completing the timing diagram below. For the timing diagram assume that the propagation delay of the Exclusive OR gates are 1 ns, and that the initial values for the circuit nodes are: A=0, B=0, C=0 and D=1. Your answer <u>must</u> consist of a very short written description of the behavior of the circuit and the timing diagram.

Timing Diagram:



Written Description of Behavior:

Page 7 of 17

Last Name____

Student Number _____

[10] Q5. This question is about building a digital circuit that will add <u>three</u> 4-bit numbers, X, Y and Z. The individual bits of these three numbers will be represented as X_i, Y_i, and Z_i. To illustrate this clearly, the addition of three 4-bit numbers would be written on papers as follows:

	+ +	x ₃ y ₃ z ₃	x ₂ y ₂ z ₂	Х ₁ У1 Z1	x ₀ y ₀ z ₀	
S 5	S ₄	\mathbf{s}_3	S 2	S ₁	S ₀	-

Recall the design of a Full Adder (FA) building block described in class (and on page 239 of the text) which is used as a building block to create an adder that adds <u>two</u> N-bit numbers. You will design the complete circuit in two steps, part (a) and (b) below.

(a) Using <u>only</u> FA building blocks give the design of a new building block that performs the function needed to implement the box surrounding x_2 , y_2 , z_2 , and s_2 , (shown above). You will call this building block **TNFA** and use it in part (b) below. It computes the sum bit S_{i} , corresponding to the three inputs X_{i} , Y_{i} , and Z_{i} and any other inputs and outputs that are necessary in the context of the full adder.

Page 8 of 17

Student Number _

Last Name_____

Student Number _

[8] Q6. For the finite state machine state diagram given below:



(b) Using the building block of part (a), the TNFA, and any other logic gates you deem necessary give the design of the three 4-bit number adder (which produces a 6-bit sum, $s_5 \dots s_0$). Your answer should show <u>all</u> the inputs (i.e. all X_i , Y_i and Z_i , i=0...3 and any carry inputs) and outputs necessary to make the complete adder function correctly.



(a) Fill in the blanks in the following state assignment (encoding) table. Assume D flip-flops are used to implement this FSM. Q_1 and Q_0 are the outputs of the flip-flops, and therefore, represent the current state. D_1 and D_0 are the inputs of the flip-flops, and therefore, represent the next state.

	Current State	Next	State	Outputs
		$\mathbf{x} = 0$	x = 1	
	$Q_1 = Q_0$	$D_1 D_0$	$D_1 D_0$	z_1 z_2 z_3 z_4
S ₁)	0 0			
S ₂)	0 1			
S ₃)	1 0			
S ₄)	1 1			

Page 9 of 17

Page 10 of 17

Q6, continued.

_____ Student Number

(b) Write the logic expressions in the simplest (optimized) sum-of-product (SOP) form for all the next-state variables $(D_1 \text{ and } D_0)$ and the outputs $(z_1, z_2, z_3 \text{ and } z_4)$.

Answer:





Last Name____

[12] Q7. Your boss, Mr. Touf, asks you to design a "temperature averaging" system. The system captures a binary number corresponding to a temperature reading every hour. Two hours after the system is turned on, it will have captured three temperature readings. Then, it will calculate and display the first average temperature (T_{Avg}) of those three readings as a binary number. Subsequently, it will display the T_{Avg} of the three most recent temperature readings.

For example (Note: numbers would appear as binary in the system but are shown in decimal here):

Time elapsed	0 h	1 h	2 h	3 h	4 h	5 h	6 h
temperature reading	22	23	24	19	17	21	22
T _{Avg}	0	0	23	22	20	19	20

The company has the following digital hardware units available for this design project:



A junior engineer has already worked on this project and left you with an incomplete design. Your task is twofold: **a**) to complete the Data path diagram; and **b**) to draw a state diagram for the FSM, which will send out the appropriate signals to control the operation of the system represented by your completed Data path diagram. Assume that the temperature reading input signal is synchronized to the Clock.

You will need the following specifications of the FSM: the "Capture" signal tells the system to take a new Temperature Reading; and the "Display" signal tells the system to display a new $T_{\rm Avg}$.

Page 11 of 17

Page 12 of 17

____ Student Number __

Q7, continued.

(a) Complete the Data path diagram (given below), using only the digital hardware units given above in the dashed box.



Student Number _

Q7, continued. (b) Give the state diagram for the FSM:



Page 13 of 17

Page 14 of 17

Student Number _

[8] O8. Consider the Verilog code shown below, which describes a counter similar to ones described in Section 7.13 of the textbook.

> module thing (R, M, Clock, L, E, Q); input [1:0] R, M; input Clock, L, E; **output** [1:0] Q; **reg** [1:0] Q; always @ (posedge Clock) begin **if** (L == 1) $Q \leq R;$ else if (E == 1)**if** (Q == M)0 <= 0;else $Q \le Q + 1;$ end endmodule

An incomplete circuit diagram that corresponds to this code is shown below. You are to complete the circuit diagram. Make the circuit as simple as you can.



[9] Q9. The circuit shown below produces the sum S = X + Y, with the carry-out C₄. To answer the questions below, assume the following flip-flop timing parameters: Set-up time, $t_{su} = 0.5$ ns, $t_{rd} = 0.3$ ns (t_{rd} is also called $t_{clock-to-O}$), Hold Time $t_h = 0.25$ ns. Also assume the following gate delays: exclusive-OR delay = 1.6 ns, AND delay = 1.55 ns, and multiplexer delay = 1.65 ns.



a) For this part, consider only the path through the circuit from the X₀ flip-flop to the S₀ flip-flop (this path is highlighted with a thick line in the figure). Considering only this path through the circuit, and ignoring the rest of the circuit, what is the maximum frequency of the *Clock* input for which the circuit would work reliably? Derive your answer in the space below (show your work).

ANSWER:

Page 15 of 17

Page 16 of 17

_____ Student Number _____

Q9, cont'd **b**) For this part, you are to consider the whole circuit shown in the figure. If the data inputs are $X_3 X_2 X_1 X_0 = 1111$ and $Y_3 Y_2 Y_1 Y_0 = 1111$, how much propagation time in total is needed from when a positive clock edge occurs to when the carry-out C₄ is produced? Derive your answer in the space below (show your work). Hint: think about which multiplexers produce the carry-out.

ANSWER:

c) Again consider the whole circuit shown in the figure. If the data inputs are $X_3 X_2 X_1 X_0 = 0111$ and $Y_3 Y_2 Y_1 Y_0 = 1011$, how much propagation time in total is needed from when a positive clock edge occurs to when the carry-out C₄ is produced? Derive your answer in the space below (show your work). Hint: think about which multiplexers produce the carry-out.

ANSWER:

Page 17 of 17