Last Name	Student Number
	University of Toronto
F	aculty of Applied Science and Engineering
Depa	rtment of Electrical and Computer Engineering
	Midterm Examination ECE 241F - Digital Systems Wednesday October 13, 2004, 6:00pm
	Duration: 90 minutes Examiners: S Brown, J. Rose, K. Truong and B. Wang
1. No calculator and 2. The number of maguestion also shows 3. There are two extra	ESTIONS ON THESE SHEETS, USING THE BACK SIDE IF NECESSARY. no cellphones are allowed. arks available for each question is indicated in the square brackets []; each portion of a how many marks are allocated to it. ra blank pages at the end of the test for rough work. The Course Textbook, Fundamentals of Digital Logic with Verilog Design.
Last Name: First Name: Student Number:	
Lecture Section:	Section 01 (Rose) [] Section 02 (Wang) [] Section 03 (Brown) [] Section 04 (Truong) []
Total Available Ma	ırks:

10

Page 1 of 15

Total

55

Question


Available Marks Achieved

Marks

5

Last Name	Student Number	


[5] Q1. For the below circuit, write the minimal sum of products form of the logic function of f_1 and f_2 in terms of x_1 , x_2 , and x_3 .



Last Name_____Student Number____

[6] Q2 In Section 2.1 of the textbook, circuits that turn a simple light, *L*, on or off are used to illustrate some basic logic functions. This questions involves some similar circuits with switches controlled by inputs *x*, *y*, or *z*, or the constant values 0 or 1. A switch controlled by 0 is turned off, and a switch controlled by 1 is turned on.

[2] (a) Consider the circuit diagram shown below. You are to write a logic expression, in sum of products form, for the function L, where L is 1 when the light is on and 0 when the light is off. Higher marks will be given for determining the simplest SOP expression possible.




ANSWER (it is **not necessary** to show the steps used to derive your answer):

Last Name	Student Number

Q2, continued

[2] **(b)** Consider the circuit diagram shown below. You are to write a logic expression in *products of sums* form for the function *L*. Higher marks will be given for the simplest POS expression possible.




ANSWER (it is **not necessary** to show the steps used to derive your answer):

Last Name	Student Number

Q2, continued

[2] (c) Consider the circuit diagram shown below. You are to write a logic expression in sum of products form for the function *L*. Higher marks will be given for the simplest SOP expression possible.



ANSWER (it is **not necessary** to show the steps used to derive your answer):

Last Name	Student Number
Last Ivallic	Student Number

[5] Q3. Short answer, lab-related questions.


[0.5] (a) When using Quartus to design a circuit with the block/schematic editor, is it *necessary* to also provide to Quartus the equivalent Verilog code before you can successfully compile the schematic?

CIRCLE ANSWER: YES NO

[1] (b) What is the purpose of the logic probe in the lab?

ANSWER:

[2] (c) What is wrong with the following circuit? State why it is wrong.



Last Name		
Question 3, continued		
[1.5] (d) Observe the following out circuit with inputs A and I	put from the Quartus simulator, which shows ${\bf B}$ and output ${\bf F}$:	a simulation of a digital
Date: October 3, 2004	db/mt.sim.vwf	Project: mt
0 ps ps		160.0 ns
[0.5] (i) Which of the two ANSWER:	types of simulation possible is being used?	
[1] (ii) What is the function	on of the logic gate being simulated?	
ANSWER:		

Last Name_____Student Number___

[9] Q4 For this question you are to use algebraic manipulation to produce minimum sum-of-products or product-of-sums expressions. You need to show your work and the steps that are being used in your solution. Higher marks will be given for solutions that apply the theorems and identities of Boolean algebra in as few steps as possible. So, you are to show all of your steps, but don't use more steps than needed.

[3] (a) Use Boolean algebra to minimize the following expression. Your final answer should be the minimal SOP form for this function.

$$f = xy + (x+y)(x+z)(x+y+z)$$

Last Name	Student Number

Question 4, continued

[3] (b) Use Boolean algebra to minimize the following expression. Your final answer should be the minimal sum of products (SOP) form for this function.

$$f = \overline{x} \cdot \overline{y} \cdot z + x \cdot z + y \cdot z + x \cdot y \cdot \overline{z}$$

ANSWER:

Last Name	Student Number
Last Ivalic	Student Number

Question 4, continued

[3] (c) Use Boolean algebra to minimize the following expression. Your final answer should be the minimal product of sums (POS) form for this function.

$$f = (w+x+y)(w+\overline{x}+y)(\overline{w}+x+y)(\overline{w}+\overline{x}+y)(w+x+\overline{y}+z)$$


T . NT	C. 1	. NY 1
Last Name	Stud	lent Number

[5] Q5. Read this question carefully. You are to design a circuit that has 3 inputs, A, B and Clock, and one output, F. The output F should be the exclusive-OR function of the signals A and B captured just prior to the *falling* edge (i.e. the 1 to 0 transition) of the signal Clock. You may use only AND, OR, NAND, NOR or NOT gates in your design, but you should present your design "hierarchically" – meaning that you can show a repetitive part of your design as a separate group of gates enclosed by a box with a name, and then use that named box one or more times in the final design.

ANSWER:

Last Name	Student Number	

[10] Q6. Consider the circuit shown below. Assume there is no propagation or clock-to-Q delay in the latch, flipflop and gates. Draw the timing diagram showing A, B, Q_L(latch), Q_{FF}(flipflop) and C



 \mathbf{c}

[6] Q7.

[2] (a) For the Karnaugh map shown below derive the minimum-cost sum-of-product (SOP) for the logic function f(a,b,c,d).


ab cd	00	01	11	10
00	1	1	1	1
01	0	0	0	1
11	0	0	0	0
10	1	0	0	1

[4] (b) Implement the function f(a,b,c,d) using as few <u>2-input NAND</u> gates as possible. Assume that both the true and complemented variables are available as inputs.

ANSWER:

Lact Name	Student Number	

[5] Q8. For the 2-level logic circuit given below,



[1] (a) Write the logic expression g (a,b,c,d) in sum-of-products (SOP) form.

[2] (b) Represent the function g (a,b,c,d) in the following K-map.

ab	00	01	11	10
cd				
00				
01				
11				
10				

[2] (c) Derive the minimum-cost product-of-sums (POS) expression for g (a,b,c,d).

Last Name	Student Number	

[4] Q9. Draw the schematic diagram *and* derive the logic expressions for the output functions for the Verilog code given below. Be sure to label all wires using the same symbols as in the code.

```
module simple_cct (x1, x2, x3, y1, y2);

input x1, x2, x3;

output y1, y2;

assign y1 = x1 ^ x2 ^ x3;

assign y2 = (x1 & x2) | ((x1 ^ x2) & x3);

endmodule
```

GIVE SCHEMATIC HERE:

GIVE EQUIVALENT LOGIC EXPRESSIONS FOR OUTPUTS y1 and y2 HERE:

Page 15 of 15