University of Toronto

Faculty of Applied Science and Engineering

Department of Electrical and Computer Engineering

Midterm Examination

ECE 241F - Digital Systems Wednesday October 10, 2007, 6:00 – 7:30 pm

Duration: 90 minutes

Examiners: S Brown, J. Rose and B. Wang

ANSWER ALL QUESTIONS ON THESE SHEETS, USING THE BACK SIDE IF NECESSARY.

- 1. No calculator and no cellphones are allowed.
- 2. The number of marks available for each question is indicated in the square brackets [].
- 3. There are two extra blank pages at the end of the test for rough work.

Tuesday Afternoon [] Friday Afternoon []

AID ALLOWED: The Course Textbook, Fundamentals of Digital Logic with Verilog Design, 1st or 2nd Edition.

Last Name:

First Name:

Student Number:

Please Indicate Monday Morning []
Which Lab Section Monday Afternoon []

Total Available Marks:

You Are In

Question	1	2	3	4	5	6	7	8	Total
Marks									
Available	10	8	10	10	9	10	8	8	73
Marks									
Achieved									

[10] Q1. In this question you are to determine the programming of an FPGA to implement two logic functions. The logic block of the FPGA, illustrated as a box in the picture on the next page, is a 3-input lookup table, or 3-LUT. A 3-LUT is a special kind of gate that can implement *any* 3-input logic function – that is, it can perform any function possible in a 3 variable truth table. This is a common type of logic gate in modern FPGAs, including the one used in the lab.


You are to determine the programming information of the FPGA illustrated on the next page to make it implement the following four-input (inputs a, b, c and d) two-output (outputs f1 and f2) function:

$$f1 = abc + cd$$


$$f2 = abc + ad$$

Your answer should be given by writing on to the picture. We have provided two copies of the picture on the following two pages – use the first one for your rough work, and put your final answer on the second one.

To show what the function of each 3-input lookup table is in your answer, you should write its logic function inside the box. For example, the 3-input lookup table below is "programmed" to implement the function g = pq + h (the picture shows the inputs p, q and h and output g for clarity, but this need not be part of your answer):




The pictures on the next two pages show the FPGA to be programmed. Assume that every crossing of two wires can be programmably connected with a programmable switch. In your answer, to show that a programmed switch should connect the two crossing wires, draw an X at the intersection of the two wires, as illustrated below:



Note that the inputs (**a**, **b**, **c**, and **d**) and outputs (**f1** and **f2**) are already positioned on the pins – **you must use these positions**. Your solution should use the smallest number of three-input lookup tables (3-LUTs) possible. You are **not** required to minimize the number of routing switches used.


Q1, continued

Place your final answer on this page. There is an exact copy of this picture on the next page that you can use for your rough work. **Be sure to show the programming of both the lookup tables and the programmable routing, as described above.**



Q1, continued

You can use this picture for your rough work for this question, if you wish.





A hot air balloon, shown above, is often used as a transportation vehicle. It works by having a gas heater warm the air in the balloon, making the whole vehicle lighter than air, which causes it to rise. When the heater is off, the air in the balloon cools, and causes the balloon to fall. To maintain the balloon at a fixed height, the heater needs to be turned on and off in a controlled manner.

In this question, you will design a digital circuit that turns the heater on and off so as to keep the balloon within two specified height ranges, under the control of a switch, \mathbf{L} . The inputs to the circuit are three bits $\mathbf{H_2}$, $\mathbf{H_1}$, $\mathbf{H_0}$ that represent the current measured height of the balloon from the ground (determined by a separate altimeter device with these signals as digital outputs), and \mathbf{L} (which can take on the digital value 0 or 1). The $\mathbf{H_i}$ are coded as given in the table below. When $\mathbf{L}=0$, your circuit should cause the height of the balloon to be kept in the range 201 to 400 metres, and when $\mathbf{L}=1$, the height of the balloon should be kept in the range 501-700 metres.

The output of your circuit, **F**, should be equal to 1 when the heater is to be turned on, and 0 when the heater is to be turned off.

\mathbf{H}_2	H_1	\mathbf{H}_{0}	Balloon Height Range (metres)
0	0	0	0 - 100
0	0	1	101-200
0	1	0	201-300
0	1	1	301-400
1	0	0	401-500
1	0	1	501-600
1	1	0	601-700
1	1	1	701-800

Answer the questions on the following pages regarding this circuit:

[8] Q2, continued

(a) Determine the Truth Table for the Function F ANSWER

Q2, continued.

(b) Determine the minimal Sum-of-Products expression for F.

[10] Q3. Consider the following logic functions, f and g. They are also represented by the Karnaugh maps shown below (in which "x" denotes a *don't care* value).

$$f(a,b,c,d) = \sum m(0,3,5,7) + \sum d(10,11,12,13,14,15)$$

$$g(a,b,c,d) = \sum m(0,5,6,7,8) + \sum d(10,11,12,13,14,15)$$

a b	0 0	0 1	1 1	10	_	a b	0 0	0 1	11	10
0 0	1	0	X	0		0 0	1	0	X	1
0 1	0	1	X	0		0 1	0	1	X	0
1 1	1	1	X	X		11	0	1	X	X
10	0	0	X	X		10	0	1	X	X
·		f			-	•			g	

For each function find the minimum cost logic expression, **in the POS form**. The cost is defined as: cost = # of gates + # of inputs as described in class. Assume that both the complemented and un-complemented input variables are available for free (i.e **do not count the cost of inverters**).

Q3, continued.

Now, you are to minimize the *total* cost of implementing *both* functions. That is, you should provide expressions for f and g such that the sum of the costs for f and g is minimized. Hint: consider sharing logic gates between the two functions.

a b	0 0	0 1	1 1	10
0 0	1	0	X	0
0 1	0	1	X	0
11	1	1	X	X
10	0	0	X	X

a b	0 0	0 1	1 1	10
0 0	1	0	X	1
0 1	0	1	X	0
1 1	0	1	X	X
10	0	1	X	X

g

f

i) To do so, first determine the logic expressions for f and g to achieve minimum total cost. ANSWER:


f =

g =

Q3, continued.

ii) Draw the minimum total cost two-level logic circuit using AND and OR gates. Assume that the complemented and un-complemented form of all variables are available as inputs.

[10] Q4. Consider the following digital circuit:



a) Determine the truth table of this circuit and put it into the table below:

ANSWER:

a	b	c	X	y
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		

b) Determine the logic expression for y in the simplest product-of-sum (POS) form.


ANSWER:

y =


Q4, continued.

c) Consider the following logic function: $f = \overline{a} \cdot b \cdot \overline{c} + a \cdot \overline{b} \cdot \overline{c} + \overline{a} \cdot \overline{b} \cdot \overline{c} + a \cdot b \cdot c$ Draw the circuit that implements this function using as few 3-input NAND gates as possible (you can *only* use 3-input NAND gates). Assume that you are allowed to connect inputs of the gates to logic 1 and 0 if necessary, and that both the variables and their complements are available for all input signals.

[9] Q5. Consider the following circuit:




a) Draw the <u>functional</u> simulation of wave forms, E, F and G. ANSWER:



Q5, continued.

b) Now, assume that each gate has a gate delay of 5 ns, draw the *timing* simulation wave forms, E, F and G.



Bob wishes to express to Alice what ingredients would represent a good Thanksgiving dinner. Bob expresses his opinion in several ways, shown below. Your task is to identify a single group of these expressions that have the same logical meaning. Place an X beside each of the equivalent expressions. Thanksgiving dinner will be good if it (has potatoes but does not have rice) or if it (has rice but does not have turkey) or it (has fish but does not have turkey) Thanksgiving dinner will be good if it has turkey or fish Thanksgiving dinner will be good if it (has turkey but does not have fish) or if it (has fish but does not have turkey) or it (has both turkey and fish) Thanksgiving dinner will be good if it (has rice and fish) or (has turkey but does not have fish) or if it (has fish but does not have rice) Thanksgiving dinner will be good if it (has potatoes and turkey but does not have fish) or if it (has turkey but does not have potatoes) or it (has both fish and potatoes) or it (has fish but does not have turkey) Thanksgiving dinner will be good if it (has both fish and rice) or if it (has fish but does not have turkey) or it (has turkey but does not have potatoes) or it (has turkey but does not have fish) or it (has all of turkey, fish, and potatoes) Thanksgiving dinner will be good if it (does not have fish and does not have potatoes) or if it (has

SPACE FOR ROUGH WORK IS GIVEN BELOW AND ON THE NEXT PAGE

both rice and turkey) or it (has both rice and potatoes)

[10] Q6.

Q6, continued. SPACE FOR ROUGH WORK


Draw a schematic diagram using only AND, OR, and NOT gates that corresponds to the Verilog code given below. Show the inputs SW and outputs LEDR on your schematic.

```
module ver_question (input [0:4] SW, output [0:1] LEDR);
```


```
\label{eq:wire c} \begin{subarray}{ll} \textbf{wire c}, x1, x2, y1, y2, f, g; \\ \begin{subarray}{ll} \textbf{assign c} = SW[0]; \\ \textbf{assign x} 1 = SW[1]; \\ \textbf{assign y} 1 = SW[3]; \\ \textbf{assign y} 2 = SW[4]; \\ \begin{subarray}{ll} \textbf{subcircuit U1 (c, x1, x2, f);} \\ \textbf{subcircuit U2 (\sim c, y1, y2, g);} \\ \textbf{assign LEDR[0]} = f; \\ \textbf{assign LEDR[1]} = g; \\ \end{module} \\ \begin{subcircuit (input c, x, y, output f);} \\ \textbf{assign f} = (!c \& x) \mid (c \& y); \\ \end{module} \\ \end{subcircuit (input c, x, y, output f);} \\ \end{subcircuit (input c, x, y, y, output f);} \\ \end{subcircuit (input c, x
```

GIVE SCHEMATIC HERE:

[8] Q8. Consider the circuit shown below:




(a) [4] Assuming zero delay time through both logic gates and flip-flops, complete the timing diagram shown below. Note that we assume both flip-flop outputs are 0 to start.



Q8, continued.

(b) [4] Assuming a flip-flop clock-to-Q delay of 3 ns, an AND-gate delay of 2 ns, and a NOT gate delay of 1 ns, complete the timing diagram below. Note that we assume both flip-flop outputs are 0 to start.



BLANK PAGE FOR ANY ROUGH WORK.

BLANK PAGE FOR ANY ROUGH WORK.