Graduate Theses Supervised by Jonathan Rose



  1. "Routing Algorithms and Architectures for Field-Programmable Gate Arrays," Stephen Brown, PhD. Thesis, University of Toronto, 1992 PDF. Co-supervised by Professor Z.G. Vranesic
  2. "Technology Mapping for Lookup-Table Based Field-Programmable Gate Arrays," Robert Francis, PhD. Thesis, University of Toronto, 1993 PDF. Co-supervised by Professor Z.G. Vranesic
  3. "Technology Mapping and Architecture of Heterogenous Field-Programmable Gate Arrays," Jianshe He, M.A.Sc. Thesis, University of Toronto, 1993 PDF.
  4. "A Field-Programmable Systems with Reconfigurable Memory," David Karchmer, M.A.Sc. Thesis, University of Toronto, 1994 PDF.
  5. "Architecture and Synthesis of Field-Programmable Gate Arrays with Hard-wired Connections" Kevin Chung, Ph.D. Thesis, University of Toronto, 1994 PDF.
  6. "Architecture and Algorithms for Field-Programmable Gate Arrays with Embedded Memory," Steven J.E. Wilton, PhD thesis, University of Toronto, 1997 PDF. Co-supervised by Professor Z.G. Vranesic
  7. "Characterization and Automatic Generation of Benchmark Circuits," Michael Hutton. Ph.D. Thesis, University of Toronto. June, 1997. PDF Co-supervised by Professor D.G. Corneil
  8. "Architecture and CAD for Speed and Area Optimization of FPGAs", Vaughn Betz, Ph.D. Thesis, University of Toronto, 1998. PDF
  9. "A High-Speed Timing-Aware Router for FPGAs", Jordan Swartz, M.A.Sc. Thesis, University of Toronto, 1998. PDF
  10. "Ultra-Fast Placement for FPGAs", Yaska Sankar, M.A.Sc. Thesis, University of Toronto, 1999. PDF
  11. "Routing Architecture and Layout Synthesis for Multi-FPGA Systems", Mohammed Khalid, Ph.D. Thesis, University of Toronto, 1999. PDF
  12. "Cluster-Based Architecture, Timing-Driven Packing and Timing-Driven Placement for FPGAs", Alexander Marquardt, M.A.Sc. Thesis, University of Toronto, 1999. PDF
  13. "Real-Time Face Detection on a Configurable Hardware Platform", Robert Mccready, M.A.Sc. Thesis, University of Toronto, 2000. PDF
  14. "The Effect of Logic Block Granularity on Deep-Submicron FPGA Performance and Density", Elias Ahmed, M.A.Sc. Thesis, University of Toronto, 2001. PDF
  15. "Nearest Neighbour Interconnect Architecture in Deep-Submicron FPGAs", Ajay RoopchanSingh, M.A.Sc. Thesis, University of Toronto, 2002. PDF
  16. "EVE: A CAD Tool Providing Placement and Pipelining Assistance for High-Speed FPGA Circuit Designs," William Chow, M.A.Sc. Thesis, University of Toronto, 2001. PDF
    Presentation in HTML
    Presentation in Power Point
  17. "Synthetic Circuit Generation Using Clustering and Iteration," Paul Kundarewich, M.A.Sc. Thesis, University of Toronto, 2002. PDF
  18. "Video-Rate Stereo Vision on Reconfigurable Hardware," Ahmad Darabiha, M.A.Sc. Thesis, University of Toronto, 2003. PDF Co-supervised by Professor W.J. Maclean
  19. "Hardware Accelerated Protein Identification", Anish Alex, M.A.Sc. Thesis, University of Toronto, 2003. PDF
  20. "A Synthesis-Oriented Omniscient Manual Editor for FPGA Circuit Design," Tomasz Czajkowski, M.A.Sc. Thesis, University of Toronto, 2003. PDF
  21. "Automated FPGA Design, Verification and Layout," Ian Kuon, M.A.Sc. Thesis, University of Toronto, 2004. PDF
  22. "Field-Programmable Gate Array Architectures and Algorithms Optimized for Implementing Datapath Circuits," Andy Ye, Ph.D. Thesis, University of Toronto, 2004. PDF
  23. "Enhancing and Using an Automatic Design System for Creating FPGAs," Aaron Egier, M.A.Sc. Thesis, University of Toronto, 2004. PDF
  24. "An FPGA-Based Hardware Development System with Multi-Gigabyte Memory Capacity And High Bandwidth," Joshua Fender, M.A.Sc. Thesis, University of Toronto, 2005. PDF
  25. "The Microarchitecture of FPGA-Based Soft Processors," Peter Yiannacouras, M.A.Sc. Thesis, University of Toronto, 2005. PDF Co-supervised by Professor J.G. Steffan
  26. "Improving the Area Efficiency of Heterogeneous FPGAs with Shadow Clusters," Peter Jamieson Ph.D. Thesis, University of Toronto, 2007. PDF
  27. "Modeling Routing Demand for Early-Stage FPGA Architecture Development," Wei Mark Fang, M.A.Sc. Thesis, University of Toronto, 2007. PDF
  28. "Portable and Scalable FPGA-Based Acceleration of a Direct Linear System Solver," Wei Zhang, M.A.Sc. Thesis, University of Toronto, 2008. PDF . Co-supervised by Dr. V. Betz
  29. "Hardware Acceleration of a Monte Carlo Simulation for Photodynamic Therapy Treatment Planning," William Lo, M.Sc. Thesis, University of Toronto, 2009. PDF . Co-supervised by Professor Lothar Lilge
  30. "FPGA-Based Soft Vector Processors," Peter Yiannacouras Ph.D. Thesis, University of Toronto, 2009. PDF Co-supervised by Professor J.G. Steffan
  31. "A Hierarchical Description Language and Packing Algorithm for Heterogenous FPGAs," Jason Luu, M.A.Sc. Thesis, University of Toronto, 2010. PDF Co-supervised by Professor J. H. Anderson
  32. "Acceleration of Coevolution Detection for Predicting Protein Interactions," Alex Rodionov, M.A.Sc. Thesis, University of Toronto, 2011. PDF
  33. "An Energy Efficient FPGA Hardware Architecture for the Acceleration of OpenCV Object Detection," Braiden Brousseau, M.A.Sc. Thesis, University of Toronto, 2012. PDF
  34. "On Pin-to-Wire Routing in FPGAs" Niyati Shah, M.A.Sc. Thesis, University of Toronto, 2012. PDF
  35. "Direct Synthesis of Netlists Into Pre-Routed FPGAs" Daniel DiMatteo M.A.Sc. Thesis, University of Toronto, 2013. PDF
  36. "Architecture-Aware Packing and CAD Infrastructure for Field-Programmable Gate Arrays," Jason Luu, Ph.D. Thesis, University of Toronto, 2014. PDF Co-supervised by Professor J. H. Anderson


Return to Jonathan Rose's Page .Computer Group.