Memory/Logic Interconnect Flexibility in FPGAs with
Large Embedded Memory Arrays
This document was generated using the LaTeX2HTML translator Version 96.1 (Feb 5, 1996) Copyright © 1993, 1994, 1995, 1996, Nikos Drakos, Computer Based Learning Unit, University of Leeds.
The command line arguments were:
The translation was initiated by Steve Wilton on Thu Aug 1 15:28:50 EDT 1996