The generator is written in C code that read parameters from a file and outputs Verilog HDL code. The user guide is included in the zip file or can be found here.
Click here to download the generator. [beta]