



# SYNCHRONIZERS & METASTABILITY.



CONSIDER AN ASYNCHRONOUS SIGNAL OR 2 DIFFERENT CLOCK DOMAINS.

## POOR CLOCK DOMAIN CROSSING





ERROR SINCE  $Y_1$  &  $Y_2$  MAY HAVE DIFFERENT DELAYS

BETTER SOLUTION 1




↑ ERROR Y SHOULD HAVE REMAINED HIGH BUT PICKED UP A GLITCH

BETTER SOLUTION 2



ERROR DUE TO META STABILITY!!  
 SAMPLING X AT  $V_M$  + UNKNOWN  $t_{pca}$

# BETTER (BEST) SOLUTION



~~~~~  
 1 LATCH  
 TO  
 ELIMINATE  
 GLITCHES




~~~~~  
 2 LATCHES  
 TO REDUCE  
 METASTABILITY  
 ERRORS

(MORE LATCHES  
 FURTHER REDUCES METASTABILITY  
 ERRORS BUT USUALLY  
 2 IS ENOUGH TO  
 REDUCE ERROR TO  
 PERHAPS 1 ERROR IN 1000 YEARS.

REGULAR  
 CLOCK 2  
 SYSTEM.


SINGLE

SAMPLING A DATA TRANSITION INTO AN INVERTER WITH NO POSITIVE FEEDBACK



$$P_{ERROR} = \frac{t_{rD}}{T_C} \quad \text{ASSUMING } T_C > t_{rD}$$

EXAMPLE








$$P_{ERROR} = \frac{100 \text{ ps}}{10 \text{ ns}} = 0.01 \quad \text{OR } 1\%$$

# SAMPLING A SINGLE DATA TRANSITION INTO A LATCH WITH POSITIVE FEEDBACK

ASSUME

$V_M$  IS LATCH THRESHOLD



SIGNAL GROWS  
EXPONENTIALLY  
WITH 1ST ORDER  
TIME CONSTANT.

$$V_x(t) = V_M + (V_x(0) - V_M) e^{-t/\tau_{cs}}$$

WHERE  $\tau_{cs}$  IS LATCH TIME CONSTANT

$\tau_{cs}$  DEPENDS ON - gm OF TRANSISTORS  
 - INTERNAL CAPACITANCES

SO IF WE WAIT T SECONDS BEFORE USING SIGNAL

$$P_{ERROR} = \frac{t_{rd}}{T_c} \left( e^{-T/\tau_{cs}} \right)$$

BECAUSE SAMPLED SIGNAL CAN BE  $e^{-T/\tau_{cs}}$  TIMES SMALLER.

IF N DATA TRANSITIONS/SECOND (ON AVERAGE)

$$P_{ERRORS} = N \frac{t_{rd}}{T_c} e^{-T/\tau_{cs}} \quad [ERRORS/SECOND] \quad (ON AVERAGE)$$

## MEAN TIME BETWEEN FAILURES

$$MTBF = \frac{1}{P_{ERR.S}} = \frac{T_c e^{\frac{T}{t_{cs}}}}{N t_{ro}} \quad [SECONDS/ERROR]$$

← ( $T_0 = t_{ro}$  IN TEXTBOOK)

IF DATA HAS  $N$  TRANSITIONS/SECOND  
CAN DEFINE

## AVERAGE TRANSITION FREQUENCY

$$F_D = N \quad \leftarrow (\text{AVERAGE DATA CLOCK FREQ})$$

∴ CLOCK FREQ  $F_{CLK} = \frac{1}{T_c}$

∴ DEFINE  $K_1 = \frac{1}{t_{ro}}$

$$MTBF = \frac{K_1 e^{\frac{T}{t_{cs}}}}{F_D F_{CLK}}$$

$T = T_c$  IF 2 FLOP SYNCHRONIZER USED, ∴  $T_{SETUP}$  IGNORED

EXAMPLE

GIVEN  $t_{ro} = 15 \text{ ps}$ ,  $t_{cs} = 20 \text{ ps}$

ASSUMING DATA AVERAGE TRANSITION FREQ:

$F_D = 50 \text{ MHz}$  (assumed)



a) FIND MAX CLOCK RATE IF  
 2 FLOP SYNCHRONIZER USED +  
 MTBF ≥ 1000 YEARS

$$1000 \text{ YEARS} = 1000 \times 60 \times 60 \times 24 \times 365 = 3.15 \times 10^{10} \text{ SECONDS}$$

$$3.15 \times 10^{10} = \frac{T_c e^{\left(\frac{T_c}{20\text{PS}}\right)}}{(50 \times 10^6) (15 \times 10^{-12})}$$

TRIAL & ERROR GIVES  $T_c = 760 \text{ PS}$   
 $F_{CLK} = 1.32 \text{ GHz}$

b) FIND MTBF IF  $F_D = 1 \text{ kHz}$  &  $F_{CLK} = 100 \text{ MHz}$

↓ 2 FLOP SYNCHRONIZER USED


$$MTBF = \left(\frac{1}{15\text{PS}}\right) \left(\frac{e^{\left(\frac{10\text{ms}}{20\text{PS}}\right)}}{(1 \times 10^3) (10^8)}\right)$$

$$= 2.97 \times 10^{209} \text{ YEARS !!}$$


c) FIND MTBF IF  $F_D = 1 \text{ kHz}$  &  $F_{CLK} = 100 \text{ MHz}$   
 + NO SYNCHRONIZER USED

$$MTBF = \left(\frac{1}{15\text{PS}}\right) \left(\frac{1}{(1 \times 10^3) (10^8)}\right) = 0.67 \text{ SECONDS !!}$$

# COMMUNICATING AN N-BIT DATA WORD ACROSS CLOCK DOMAINS.




WHEN N BIT DATA STABLE  
(NO SYNCHRONIZER NEEDED ON DATA INPUTS)



## 4 PHASE HANDSHAKE

REQ	High	INDICATES	DATA STABLE
ACK	"	"	DATA READ
REQ	Low	"	ACK RECEIVED
ACK	Low	"	REQ LOW RECEIVED



2 PHASE

REQ	CHANGES	LOGIC	LEVEL	=>	DATA	STABLE
ACK	"	"	"	=>	DATA	READ