# Mosfet Large Signal Modelling 

David Johns

University of Toronto<br>david.johns@utoronto.ca

## Large/Small Signal Analysis

- Large Signal Analysis
- Used when voltage/current changes are large such that non-linear behavior of the transistor must be taken into accounted
- Large signal analysis mainly used for finding the bias conditions of a circuit
- DC Operating Point
- Set of voltage/current values for a circuit when all input signals set to a dc value.
- Example: if circuit is a microphone amp, dc bias conditions for that amp is set of voltage/current values for amp when there is no audio signal on the microphone.
- Small Signal Analysis
- Ignore non-linear behavior and look at variations in the voltage/current values from their bias values
- Example: looking at how a microphone responds to a small audio signal input.


## Large/Small Signal Analysis

- One transistor amp



## Large/Small Signal Analysis

- DC bias voltage (no signal on Mic)

- With a sinusoidal signal on Mic



## Large/Small Signal Analysis

- Small signal voltage



- $v_{n 1}=V_{n 1}-V_{D C, n 1}$
- In general: $v=V-V_{D C}$
- The small-signal voltage is the difference between the actual signal, $V$, and the dc bias voltage, $V_{D C}$


## Notation: Large/Small Signal

- DC value: Capital letter subscript capital letters
- Example: $V_{B 2}$
- small signal value: small letter subscript small letters
- Example: $v_{B 2}$
- total signal value: small letter subscript capital letters
- Example: $v_{b 2}$
- Total = DC value + small-signal
- Example: $v_{B 2}=V_{B 2}+v_{b 2}$


## Large/Small Signal Analysis

- A sinusoid is shown here but it could be a dc small-signal voltage.
- In the example above for $V_{D C, n 1}=1 \mathrm{~V}, V_{D C, n 1}=3 \mathrm{~V}$
- if a dc input signal of 0.1 V is added to node $n 1$
- new voltage on $n 1$ is $V_{n 1}=1.1 \mathrm{~V}$
- small-signal voltage on node $n 1$ is $v=0.1 \mathrm{~V}$
- If gain of amp is $-4 \mathrm{~V} / \mathrm{V}$, then new voltage on $n 2$ is $V_{n 1}=2.6 \mathrm{~V}$
- small-signal voltage on node $n 2$ is $v=-0.4 \mathrm{~V}$
- So small-signal analysis is valid for dc to high frequency signals.
- These slides will cover Large Signal Analysis for Mosfet transistors (including dc bias analysis)


## Semiconductor Materials

- Valence band
- Outermost electron shell
- Can be around atom or molecule
- Conductor
- Loosly held electrons in valence band typically 1,2 or 3 electrons in valence band
- Examples: Copper, Gold, Silver, Aluminum
- Insulator
- Strongly held electrons in valence band typically 8 electrons in valence band
- Example: SiO2 8 electrons in valence band of molecule
- Semiconductor
- typically 4 electrons in valence band
- Examples: Silicon, Carbon


## Semiconductor Materials

- Silicon Atom

- Silicon crystal



## Semiconductor Materials

- Silicon crystal
- Above is shown as 2-D when in reality, it is a 3-D lattice structure
- Each Si atom is bonded with 4 other Si atoms and they share electrons so it appears as each Si atom has 8 valence electrons
- Pure silicon is called Instrinsic Silicon
- Silicon Crystal at absolute zero temp
- No free electrons, so Si crystal is an insulator at absolute zero
- Silicon Crystal at above absolute zero temp
- Some electrons leave their bond and travel around lattice
- This results in a free electron and a hole where the electon left
- These are called minority carriers (we will see that majority carriers are due to doping)


## Semiconductor Materials

- N-type Silicon

- Add a bit of Phosphorus (which has 5 electrons in its valence shell)
- The charge remains neutral as the nucleus has 1 more proton that cancels the extra electron charge
- This extra electron can break free and roam the lattice leaving a fixed positive charge


## Semiconductor Materials

- N-type Silicon in an electric field



## Semiconductor Materials

- P-type Silicon

- Add a bit of Boron (which has 3 electrons in its valence shell)
- The charge remains neutral as the nucleus has 1 less proton that cancels the lost electron charge
- This "hole" can move around the lattice


## Semiconductor Materials

- P-type Silicon in an electric field

$\xrightarrow[\text { Holes move right }]{\text { Electrons move left }}$


## Semiconductor Materials

- N-type Silicon
- Majority carriers are electrons (due to doping)
- Minority carriers are holes (due to thermal energy)
- P-type Silicon
- Majority carriers are holes (due to doping)
- Minority carriers are electrons (due to thermal energy)


## Diode (pn junction)

- Made by putting p-type silicon together with n-type silicon
- $\mathrm{n}+/ \mathrm{p}+$ : strongly doped
- n-/p-: lightly doped
- pn-junction discovered in 1939
- metal/crystal junctions discovered in 1874
- Current flows from p to n type if more than about 0.7 V applied
- Current is blocked from flowing if less than about 0.7V applied


## Diode (pn junction)



- p+region needed for ohmic contact to $p$ -
- metal/p- is a schottky diode
- If light shines on a reversed biased pn junction, reverse bias current increases with light intensity.


## Mosfet Transistors

- Mosfet Transistor
- Metal-Oxide-Semiconductor-Field-Effect-Transistor
- Bipolar transistor invented in 1948
- Mosfet transistor first working in 1959
- First patent for a Mosfet transistor in 1925
- Bell labs patents for Mosfet rejected in 1940s due to the 1925 patent
- In 1959, breakthrough was to use a thin layer of SiO 2 used for gate insulator
- MOS transistors became dominant for digital circuits due to almost zero static power dissipation.
- Static power dissipation is power being dissipated even when logic states do not change.


## Mosfet Transistors

- Mosfet transistors are a 4 terminal device
- The 4 terminals are:
- Drain (D)
- Gate (G) (metal or polysilicon)
- Source (S)
- Bulk (B)
- NMOS shown below



## Mosfet Transistors

- For simplicity
- We will assume the bulk and source are connected together
- Therefore, we can treat the transistor as a 3 terminal device ... Drain/Gate/Source
- Later, we will look at when the bulk/source are not connected together
- 2 main types of Mosfet transistor
- NMOS
- drain/source are $\mathrm{n}+$, bulk is p -
- turns on when $V_{G} \geq V_{S}+V_{\text {tn }}$
- source is drain/source terminal with lower voltage
- PMOS
- drain/source are $\mathrm{p}+$, bulk is n -
- turns on when $V_{G} \leq V_{S}-\left|V_{t p}\right|$
- source is drain/source terminal with higher voltage


## Mosfet Transistors

- Mosfet symbols

- NMOS
- Drain shown at top of symbol so that drain current, $I_{D}$ flows from top to bottom
- $I_{D}$ flows into drain and out of source
- PMOS
- Drain at bottom of symbol; $I_{D}$ flows from top to bottom; $I_{D}$ flows out of drain


## Mosfet Transistors

- For both NMOS and PMOS
- The gate current, $I_{G}$ is essentially zero

- Since the gate current equals zero, the source current equals the drain current

$$
\begin{equation*}
I_{D}=I_{S} \tag{2}
\end{equation*}
$$

## Mosfet Parameters

- Threshold voltage
- NMOS: $V_{t n}>0$
- PMOS: $V_{t p}<0$
- Units: [V]
- Mobility
- electron: $\mu_{n}$; hole: $\mu_{p}$
- determines speed of carrier for given potential field
- Units: [ $\left.m^{2} /(V s)\right]$
- Gate capacitance per unit area
- $C_{o x}$
- typically the same for NMOS and PMOS
- Units: $\left[F / m^{2}\right]$
- Often mobility and gate capacitance combined as
- $\mu_{n} C_{o x}$ or $\mu_{p} C_{o x}$
- Units: $\left[A / V^{2}\right]$


## Mosfet Parameters

- Width of channel: W
- Units: [m]
- Length of channel: $L$
- Units: $[m]$
- Often $W / L$ is used which is unitless
- Channel length modulation parameter
- NMOS: $\lambda_{n}>0$
- PMOS: $\lambda_{p}<0$
- Units: [ $V^{-1}$ ]
- In an ideal transistor, $\lambda=0$


## Transistor Overdrive Voltage, $\mathrm{V}_{\text {ov }}$

- We define the following overdrive voltages
- For NMOS

$$
\begin{equation*}
V_{o v} \equiv V_{G S}-V_{t n} \tag{3}
\end{equation*}
$$

- For PMOS

$$
\begin{equation*}
V_{o v} \equiv V_{S G}-\left|V_{t p}\right| \tag{4}
\end{equation*}
$$

- For PMOS, the gate voltage must be lower than the source voltage by $\left|V_{t p}\right|$ to turn on the transistor
- $V_{o v}$ indicates how strong the transistor is turned on
- For $V_{o v} \leq 0$ : transistor is off
- For $V_{o v}>0$ : transistor is on
- As $V_{\text {ov }}$ is increased, the transistor turns on stronger


## NMOS Large Signal Model

- There are 3 regions of operations in large signal model
- Each region has a different equation for the current, $I_{D}$
- The 3 regions are:
- Cutoff Region
- Triode Region
- Active (or Saturation) Region
- Which region the transistor is in depends on $V_{O V}$ and $V_{D S}$


## NMOS Large Signal Model

- Cutoff Region
- Condition: $V_{o v}<0$ (or equivalently $V_{G S}<V_{t n}$ )

$$
\begin{equation*}
I_{D}=0 \tag{5}
\end{equation*}
$$

- Triode Region
- Condition: $V_{\text {OV }}>0$ and $V_{D S}<V_{\text {OV }}$

$$
\begin{equation*}
I_{D}=\mu_{n} C_{o x}(W / L)\left(V_{o v}-V_{D S} / 2\right) V_{D S} \tag{6}
\end{equation*}
$$

- Note that $I_{D}>0$ and flows INTO the drain


## NMOS Large Signal Model

- Active (or Saturation) Region
- Condition: $V_{o v}>0$ and $V_{D S}>V_{o v}$

$$
\begin{equation*}
I_{D}=\left(\frac{\mu_{n} C_{o x}}{2}\right)\left(\frac{W}{L}\right) V_{o v}^{2}\left(1+\lambda_{n} V_{D S}^{\prime}\right) \tag{7}
\end{equation*}
$$

where $V_{D S}^{\prime} \equiv V_{D S}-V_{o v}$

- Note that $I_{D}>0$ and flows INTO the drain
- In some textbooks, $V_{D S}$ is used instead of $V_{D S}^{\prime}$
- Using $V_{D S}$ leads to a discontinuity in $I_{D}$ between the triode and active regions


## NMOS $I_{D}$ vs $V_{D S}$ Plot

- $V_{t n}=0.3 V ; \mu_{n} C_{o x}=240 \mu A / V^{2} ; W / L=100 ; \lambda_{n}=0.1 V^{-1}$



## PMOS Large Signal Model

- The PMOS large signal equations are similar to those for an NMOS transistor
- Recall

$$
\begin{equation*}
V_{o v} \equiv V_{S G}-\left|V_{t p}\right| \tag{8}
\end{equation*}
$$

- Cutoff Region
- Condition: $V_{o v}<0$ (or equivalently $V_{S G} \leq\left|V_{t p}\right|$ )

$$
\begin{equation*}
I_{D}=0 \tag{9}
\end{equation*}
$$

## PMOS Large Signal Model

- Triode Region
- Condition: $V_{O V}>0$ and $V_{S D}<V_{O V}$

$$
\begin{equation*}
I_{D}=\mu_{p} C_{o x}(W / L)\left(V_{o v}-V_{S D} / 2\right) V_{S D} \tag{10}
\end{equation*}
$$

- Note that $I_{D}>0$ and flows OUT OF the drain
- Active (or Saturation) Region
- Condition: $V_{O V}>0$ and $V_{S D}>V_{O V}$

$$
\begin{equation*}
I_{D}=\left(\frac{\mu_{p} C_{o X}}{2}\right)\left(\frac{W}{L}\right) V_{o v}^{2}\left(1+\left|\lambda_{p}\right| V_{S D}^{\prime}\right) \tag{11}
\end{equation*}
$$

where $V_{S D}^{\prime} \equiv V_{S D}-V_{O V}$

- Note that $I_{D}>0$ and flows OUT OF the drain


## PMOS $I_{D}$ vs $V_{S D}$ Plot

- $V_{t p}=-0.3 V ; \mu_{p} C_{o x}=240 \mu A / V^{2} ; W / L=100 ; \lambda_{p}=-0.1 V^{-1}$



## Triode or Active Regions

- NMOS: Active: $V_{D S} \geq V_{o v} \quad$ Triode: $V_{D S}<V_{O V}$
- An alternative (equivalent) condition is ...
- Active: $V_{D} \geq V_{G}-V_{\text {tn }} \quad$ Triode: $V_{D}<V_{G}-V_{\text {tn }}$
- Proof...

$$
\begin{aligned}
V_{D S} & \geq V_{o v} \\
V_{D}-V_{S} & \geq V_{G}-V_{S}-V_{t n} \\
V_{D} & \geq V_{G}-V_{t n}
\end{aligned}
$$

- It is sometimes easier to check $V_{D}$ relative to $V_{G}-V_{\text {tn }}$
- For PMOS
- Active: $V_{D} \leq V_{G}+\left|V_{t p}\right| \quad$ Triode: $V_{D}>V_{G}+\left|V_{t p}\right|$


## Finding the DC Operating Point

- Software simulators (like Spice) find the dc operating point very differently than hand analysis
- Software simulators
- They find roots of non-linear equations that model the transistor over all the operating regions.
- They find the roots using an iterative approach
- Hand analysis
- We have different equations depending on what region of operation the transistor is in... but we don't know which region the transistor is in until we do our analysis
- So we GUESS a region of operation, do our analysis... then check if the answer is consistent with our guess


## Finding the DC Operating Point

- Hand analysis approach

1. Guess a set of operating regions for each transistor
2. Perform hand analysis
3. Check to see if results agree that the transistors are in the guessed operating regions
4. If the results do not agree, guess another set of operating regions for each transistor

- Fortunately, for most analog circuits, the operating regions of the transistors are usually in cutoff or active.


## Finding the DC Operating Point

- Often set $\lambda=0$ for finding the DC operating point
- makes analysis much simpler
- generally results in a small error in the dc voltages and currents
- Can NOT set $\lambda=0$ for small-signal analysis
- would often result in gross errors
$-\lambda=0$ implies the drain current is NOT a function of $V_{D S}$ in the active region...
- so the small-signal output impedance of the transistor would be infinity
- In general, for dc analysis... assume $\lambda=0$ unless there is a reason not to do so
- For example, finding the matching accuracy between 2 currents from 2 different transistors.


## DC Bias Example 1

- Find $V_{S}, V_{G S}, V_{D S}$ and $I_{D}$ for $\ldots$



## DC Bias Example 1

- Assume $M_{1}$ is in the active region



## DC Bias Example 1

- Assume $M_{1}$ is in the cutoff region



## DC Bias Example 2

- Find $V_{S}, V_{G S}, V_{D S}$ and $I_{D}$ for $\ldots$



## DC Bias Example 2

- Assume $M_{1}$ is in the cutoff region

- $I_{D}=0$ and $I_{S}=0$
- $V_{S}=V_{S S}+I_{D} R_{S}=V_{S S}+0=-2 V$
- $V_{G S}=V_{G}-V_{S}=0-(-2)=2 \mathrm{~V}$
- $V_{G S}=2 \mathrm{~V}>V_{t n}=0.3 \mathrm{~V}$
- Contradiction since $V_{G S}>V_{t n}$ so $M_{1}$ is not in the cutoff region


## DC Bias Example 2

- Assume $M_{1}$ is in the active region

$$
\begin{align*}
& \text { - Let } \lambda_{n}=0 \text { as discussed above } \\
& \text { - } I_{S}=\frac{V_{S}-V_{S S}}{R_{S}}=\frac{-\left(V_{o v}+V_{\text {tn }}\right)-V_{S S}}{R_{S}} \\
& \text { - } I_{S}=I_{D}=0.5 \mu_{n} C_{o x}(W / L)\left(V_{o v}\right)^{2} \\
& \text { - Putting in numerical values, we have } \\
& 2 \text { equations for } I_{S} \\
& I_{S}=0.0017-0.001 V_{o v}  \tag{12}\\
& I_{S}=0.012 V_{o v}^{2} \tag{13}
\end{align*}
$$

## DC Bias Example 2

- Assume $M_{1}$ is in the active region

- Combining the above 2 equations, we have
- $V_{o v}^{2}+0.0833 V_{o v}-0.1417=0$
- The roots are found to be $V_{o v}=0.337 \mathrm{~V}$ and -0.4204 V
- However, we know that $V_{\text {ov }}>0$ so $V_{o v}=0.337 \mathrm{~V}$
- $V_{G S}=V_{o v}+V_{t n}=0.637 \mathrm{~V}$
- $I_{D}=I_{S}=0.012 V_{o V}^{2}=1.363 \mathrm{~mA}$


## DC Bias Example 2

- Finally, we need to find $V_{D}$ AND check that $V_{D} \geq V_{G}-V_{t n}$ to ensure that $M_{1}$ is in the active region
- $V_{D}=V_{D D}-I_{D} R_{D}=0.637 \mathrm{~V}$
- $V_{G}-V_{t n}=(0)-(0.3)=-0.3 \mathrm{~V}$
- Since $V_{D}>(-0.3)$, and there are no contractions... $M_{1}$ is in the active region
- We also have $V_{S}=V_{G}-V_{G S}=(0)-(0.637)=-0.637 \mathrm{~V}$
- Solution:

$$
\begin{aligned}
& V_{S}=-0.637 \mathrm{~V} ; \quad V_{G S}=0.637 \mathrm{~V} \\
& V_{D S}=1.274 \mathrm{~V} ; I_{D}=1.363 \mathrm{~mA}
\end{aligned}
$$

## DC Bias Example 3

- For the circuit below, find values for $R_{D}$ and $R_{S}$ such that $I_{D}=1 \mathrm{~mA}$ and $V_{D}=1 \mathrm{~V}$



## DC Bias Example 3



- Since $I_{D}=1 \mathrm{~mA}$ and $V_{D}=1 \mathrm{~V}$, we can find $R_{D}$ from
- $I_{D}=\left(V_{D D}-V_{D}\right) / R_{D}$ leading to
- $R_{D}=\left(V_{D D}-V_{D}\right) / I_{D}=1 \mathrm{k} \Omega$
- To find $R_{S}$, we guess that $M_{1}$ is in the active region and find $V_{o v}$ using the drain current equation...
- $I_{D}=0.5 \mu C_{o x}(W / L) V_{o v}^{2}$
- $1 \mathrm{~mA}=0.012 V_{o v}^{2}$


## DC Bias Example 3



## DC Bias Example 3

- Finally, we need to find $V_{D}$ AND check that $V_{D} \geq V_{G}-V_{t n}$ to ensure that $M_{1}$ is in the active region
- $V_{D}=1 \mathrm{~V}$ (a given parameter)
- $V_{G}-V_{t n}=-0.3 \mathrm{~V}$
- Since $V_{D}>-0.3 \mathrm{~V}$, and there are no contradictions... $M_{1}$ is in the active region
- Solution:

$$
R_{D}=1 \mathrm{k} \Omega ; R_{S}=1.411 \mathrm{k} \Omega
$$

- Note that the solution to this problem did not require solving a quadratic equation.
- Before we needed to solve for $I_{D}$ and $V_{o v}$ at the same time while in this problem, $I_{D}$ was given.


## DC Bias Example 4

- Find $V_{S}, V_{G S}, V_{D S}$ and $I_{D}$ for $\ldots$



## DC Bias Example 4

- Assume $M_{1}$ is in the active region

$$
\begin{aligned}
& =V_{D D}=2 \mathrm{~V} \\
& \text { - } I_{D}=I_{S}=1.2 \mathrm{~mA} \\
& \text { - } I_{D}=0.5 \mu_{n} C_{o x}(W / L) V_{o v}^{2} \\
& \text { - } 1.2 \mathrm{~mA}=0.012 \mathrm{~V}_{o \mathrm{~V}}^{2} \\
& \text { - } V_{o v}=0.3162 \mathrm{~V} \\
& \text { - } V_{G S}=V_{o V}+V_{t n}=0.6162 \mathrm{~V} \\
& \text { - } V_{S}=V_{G}-V_{G S}=-0.6162 \mathrm{~V} \\
& \text { - } V_{D}=V_{D D}-I_{D} R_{D}=0.8 \mathrm{~V}
\end{aligned}
$$

## DC Bias Example 4

- Finally, we need to find $V_{D S}$ AND check that $V_{D S} \geq V_{O V}$ to ensure that $M_{1}$ is in the active region
- $V_{D S}=V_{D}-V_{S}=(0.8)-(-0.6162)=1.416 \mathrm{~V}$
- Since $V_{D S}>V_{o v}$, and there are no contradictions...
$M_{1}$ is in the active region
- Solution:

$$
\begin{aligned}
& V_{S}=-0.6162 \mathrm{~V} ; V_{G S}=0.6162 \mathrm{~V} \\
& V_{D S}=1.416 \mathrm{~V} ; \quad I_{D}=1.2 \mathrm{~mA}
\end{aligned}
$$

- Note that using a current source is a common way to set up the dc bias conditions for analog circuits.
- We will see how to create current sources in a future section.


## Topics Covered

- Difference between large/small signal analysis
- Semiconductor materials
- Mosfet transistors
- NMOS/PMOS parameters
- Overdrive voltage
- Cutoff/Triode/Active regions
- DC operating point
- Bonus Slides


## DC Bias Example 5

- Find $V_{S}, V_{G S}, V_{D S}$ and $I_{D}$ for $\ldots$



## DC Bias Example 5

- Assume $M_{1}$ is in the active region

- We have the same result as in Example 4 for $V_{G S}$ and $V_{S}$ however, now with the new value for $R_{D} \ldots$
- $V_{D}=V_{D D}-I_{D} R_{D}=-1 \mathrm{~V}$
- Since $V_{D}$ is not greater than $V_{G}-V_{t n}=-0.3 \mathrm{~V}$
- Contradiction...
- $M_{1}$ is NOT in the active region


## DC Bias Example 5

- Assume $M_{1}$ is in the triode region
- $I_{D}=I_{S}=1.2 \mathrm{~mA}$

- $I_{D}=\mu_{n} C_{O X}(W / L)\left(V_{O V}-V_{D S} / 2\right) V_{D S}$
- $1.2 \mathrm{~mA}=0.024\left(V_{o v}-V_{D S} / 2\right) V_{D S}$
- We now have one equation with 2 unknowns so we need to find a relationship between $V_{o v}$ and $V_{D S}$
- $V_{D S}=V_{D}-\left(-V_{o v}-V_{t n}\right)$
- $V_{O V}=V_{D S}-V_{t n}-V_{D}$
- where $V_{D}=V_{D D}-I_{D} R_{D}=-1 \mathrm{~V}$


## DC Bias Example 5

- Combine $V_{D S}$ eqn with triode $I_{D}$ eqn

$$
\begin{aligned}
& 1.2 e-3=0.024\left(V_{o v}-0.5 V_{D S}\right) V_{D S} \\
& 1.2 e-3=0.024\left(\left(V_{D S}-V_{t n}-V_{D}\right)-0.5 V_{D S}\right) V_{D S} \\
& 1.2 e-3=0.024\left(0.5 V_{D S}^{2}-\left(V_{t n}+V_{D}\right) V_{D S}\right)
\end{aligned}
$$

resulting in

$$
0.5 V_{D S}^{2}+0.7 V_{D S}-0.05=0
$$

- $V_{D S}=68.11 \mathrm{mV}$ and -1.468 V
- (we ignore the negative solution since $V_{D S}>0$ )
- $V_{\text {ov }}=V_{D S}-V_{t n}-V_{D}=0.7681 \mathrm{~V}$
- $V_{G S}=V_{o V}+V_{t n}=1.068 \mathrm{~V}$
- $V_{S}=0-V_{G S}=-1.068 \mathrm{~V}$
- $I_{D}=1.2 \mathrm{~mA}$

