# **University of Toronto**

## **Term Test 1**

Date - Feb 11, 2009


Duration: 7:15pm - 9pm

ECE334 — Digital Electronics Lecturer - D. Johns

## ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY


- 1. Assume the parameters on the parameter sheet (last page) unless otherwise stated (mosfets are from a 0.25um CMOS technology)
- 2. Single handwritten aid sheet allowed.
- 3. Only tests written in pen will be considered for a re-mark.
- 4. Grading indicated by []. Attempt all questions since a blank answer will certainly get 0.

	Question	Mark		
	1			
	2			
	3			
	4			
	5			
Last Name: SOLU TUNS	Total			
First Name:				
<b>Student #:</b>	(max gra	(max grade = 29)		



- T F CMOS microchips typically consist of both PMOS and NMOS transistors
- T F The "C" in CMOS stands for Complete
- T F A 2-input NOR gate is designed to have the same worst-case rise and fall times. The best-case fall time is smaller than the best-case rise time in this gate.
- The Body effect causes the threshold of an NMOS transistor to decrease when the  $V_{SB}$  is decreased.
  - T F A chain of identical minimum sized inverters can achieve an overall delay smaller than that of a single minimum sized inverter assuming both drive the same load capacitance.
- T F A chain of three inverters has a total delay equal to the sum of delays of its individual inverters in the same chain.
  - T F Two NMOS transistors in series with their gates both tied to  $V_{DD}$  can pull the source of the bottom transitor up to but not exceeding  $V_{DD} 2V_{tn}$ .
- T For the same driving capability, a two-input NAND gate has a smaller layout than a two-input NOR gate.
  - T F The capacitance of a reversed biased junction increases as the reverse bias voltage is increased.
  - Yelocity saturation is more common in modern technologies as a result of the very thin gate oxide.

#### [6] Question 2:



Consider the RTL inverter shown above. Using the transistor values on the last page, find values for R and  $\binom{W}{T}_n$  such that the logic low output value,  $V_{OL} = 0.2 \, \mathrm{V}$  and the average power dissipated by the inverter,  $P_{\mathrm{diss}} = 1 \, \mathrm{mW}$  when the output has an equal probability of being either high or low. Ignore any capacitance in this question.

$$I_{00\_AVE} = I_{00\_H} + I_{00\_L} \quad (AVERAGE I_{00})$$

$$P_{01SS} = V_{00} \quad I_{00\_AVE} = ) \quad I_{00\_AVE} = \frac{1mW}{2V} = 0.5mA$$

$$I_{00\_H} = 0 =) \quad I_{00\_L} = 2 \quad I_{00\_AVE} = 1mA$$

$$I_{00\_L} = \frac{V_{00} - V_{0L}}{R} =) \quad R = \frac{1.8V}{1mA} = \frac{1.8K}{1mA}$$


$$I_{00\_L} = \frac{I_{00} - V_{0L}}{R} =) \quad (V_{0S} - V_{0S}) \quad V_{0S} - \frac{V_{0S}^2}{2} = I_{00\_L}$$

$$(W_{L})_{N} = \frac{I_{0N}}{(N_{N} I_{0N})((V_{CS} - V_{EN}) V_{0S} - V_{0S}^2)}$$

$$= \frac{1mA}{(120 e^{-6})(2 - 0.4)(0.2) - \frac{0.2}{2}}$$

$$= 27.8$$

### [6] Question 3:



a) Find the input capacitance of the input C (include overlap capacitance but no Miller effect)

$$W_N = 6\lambda = 0.75 \, \mu m$$
 $L_N = 2\lambda = 0.25 \, \mu m$ 
 $W_P = 8\lambda = 1 \, \mu m$ 
 $L_P = 2\lambda = 0.25 \, \mu m$ 
 $C_{0x} = 6 \, fF/(\mu m)^{2}$ 
 $C_{0x} = 0.3 \, fF/(\mu m)^{2}$ 

Question 1 (continued)

b) Identify on the layout above the drain of the PMOS connected to the output and find the output capacitance due to this drain when the output equals 2V.

$$C_{j} = 2 f f(\mu m)^{2}$$
  $\lambda = 0.125 \mu m$   $C_{dp} = 2.4 f f$   
 $C_{j} = 0.3 f f(\mu m)$   
 $C_{j} = 0.15 f f(\mu m)$   
 $C_{dp} = 0.15 f f(\mu m)$   
 $C_{dp} = C_{j}(81 \times 61) + C_{j} c_{j} (61 + 61 + 81) + C_{j} c_{j} (81)$   
 $= 1.5 f f + 0.75 f f + 0.15 f f$   
 $= 2.4 f f$ 

c) Repeat b) for the case where the output equals 0V.

$$C_{dp} = 1.33 fF$$

ALL JUNCTION CAPACITANCES

$$C_{j} = \frac{C_{j}}{(1 + \frac{V_{R}}{\phi_{0}})^{0.5}} = \frac{C_{j}}{(1 + \frac{2}{6.9})^{0.5}} = \frac{C_{j}}{1.8}$$

$$Cd\rho = \frac{2.4 + F}{1.8} = 1.33 + F$$

[6] Question 4: Consider a CMOS inverter with 
$$V_{\rm DD} = 2V$$
,  $\left(\frac{W}{L}\right)_n = 4$ ,  $\left(\frac{W}{L}\right)_p = 8$  and the

output capacitance equal to 100fF.

a) Find 
$$t_{df}$$
.

$$Rean = \frac{2.5}{u_N cox (\%)(Voo-Ven)}$$

$$= 3.25 k\Omega$$

$$t_{df}=0.39$$
 me

$$= 0.39 ms$$


b) For a step input voltage (with zero rise time) from 0 to  $V_{\mathrm{DD}}$  , sketch the  $\mathbf{current},\,I_{\mathrm{Dn}}$  , through the NMOS transistor vs time. Label the points on your sketch where the transistor is in cutoff, active and/or triode and show the current and time values at the transitions of the different regions.

Town Active During Active Constant Tow-sat Townsat Tow-sat Triobe Cutoff

Active 
$$Io_N = \left(\frac{\Delta V}{\Delta t}\right) \left(\frac{V}{V}\right) \left(\frac{V}{N0} - \frac{V}{EM}\right)^2 = 614 \text{ mA}$$

Leaves Active when  $\Delta V = 0.4 \text{ V} \pm V_0 = V_{00} - V_{EM}$ 
 $\Delta t = \frac{C}{Io_N - Io_{ET}} = \frac{(100+F)(0.4)}{614 \text{ mA}} = 65 \text{ ps}$ 

[6] Question 5: For the n portion of a complex CMOS gate shown below, find the slowest case,  $t_{\rm df\ slow}$  and fastest case,  $t_{\rm df\ fast}$  corresponding to different input patterns.



$$t_{\text{df\_slow}} = 600 \rho \text{s}$$

$$t_{\text{df}_{\text{fast}}} = 178 \rho S$$

tdf\_SLOW ENTHER C(A+B)=1 OR D=1

REAN = 
$$\frac{2.5}{(120e-6)(\frac{0.5}{0.25})(2.5-0.4)}$$

- 5K

tdf\_slow = (1,2) (5k) (100f) = 600 ps

ALL A = B = C = D = 1

$$\frac{151 = \frac{1}{2}}{152} = \frac{150.67}{152} = \frac{151.67}{152}$$

$$REAN = \frac{2.5}{(120e-6)(\frac{1.67}{0.35})(2.1)} = 1.49 \text{ K}$$

(blank sheet for scratch calculations)

#### ECE334F

# **Digital Electronics**

### **Parameter Sheet**

#### **Physical Constants**;

$$\phi_T = kT/q = 26 \text{mV (at 300K)}; \ k = 1.38 \times 10^{-23} \text{ J/K}; \ T = 300 \text{ K (at 27°C)}; \ q = 1.6 \times 10^{-19} \text{ C};$$

$$\varepsilon_o = 8.854 \times 10^{-12} F/ \text{ m}; \ k_{ox} = 3.9; \ \phi_s = 2 |\phi_F| = 0.6 V$$

MOS Transistor; CMOS basic parameters. Channel length =  $0.25 \mu m$ ,  $m_j = 0.5$ ,  $\phi_o = 0.9 \text{V}$ 

	V <sub>T0</sub> ( V)	γ ( ν <sup>0.5</sup> )	μ <i>C<sub>ox</sub></i> (μ <i>A</i> / ν <sup>2</sup> )	λ (ν <sup>-1</sup> )	$C_{ox}$ $(fF/ \mu m^2)$	$C_o$ )( $fF/\mu m$ )	$C_j$ $(fF/\mu m^2)$	C <sub>jsw</sub> (fF/ μm)
NMOS	0.4	0.4	120	0.06	6	0.3	2	(see below)
PMOS	-0.4	0.4	30	0.1	6	0.3	2	(see below)

 $V_{T0}$  is the threshold voltage with zero bulk-source voltage.

γ is used to account for non-zero bulk-source voltage.

 $\mu C_{ox}$  is the transistor current gain parameter.

 $\lambda$  is to account for the transistor finite output impedance (channel length modulation).

 $C_{ox}$  is the gate capacitance per unit area.

 $C_o$  is the gate overlap capacitance per unit length.

 $C_i$  is the drain/source junction capacitance per unit area.

 $C_{jsw}$  is the drain/source junction capacitance per unit length to account for drain/source perimeter capacitance. Assume this value is the same for all perimeters except under the gate.

$$C_{isw} = 0.3 fF/ \mu m$$
 for both NMOS and PMOS

 $C_{iswg}$  is the drain/sourc junction capacitance per unit length under the gate.

$$C_{jswg} = 0.15 \, fF / \, \mu m$$
 for both NMOS and PMOS