

University of Toronto

Term Test 1

Date - Feb 11, 2009

Duration: 7:15pm - 9pm

ECE334 — Digital Electronics

Lecturer - D. Johns

ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY

1. Assume the parameters on the parameter sheet (last page) unless otherwise stated (mosfets are from a 0.25um CMOS technology)
 2. Single handwritten aid sheet allowed.
 3. Only tests written in pen will be considered for a re-mark.
 4. Grading indicated by []. Attempt all questions since a blank answer will certainly get 0.
-

Question	Mark
1	
2	
3	
4	
5	
Total	

Last Name: SOLUTIONS

First Name: _____


Student #: _____

(max grade = 29)

[5] **Question 1:** Answer the True [T] or False [F] questions below by **circling** the correct answer. Each correct answer is worth 0.5 marks.

- ☒ T ☐ F CMOS microchips typically consist of both PMOS and NMOS transistors
- T ☒ F The "C" in CMOS stands for Complete
- ☒ T ☐ F A 2-input NOR gate is designed to have the same worst-case rise and fall times. The best-case fall time is smaller than the best-case rise time in this gate.
- ☒ T ☐ F The Body effect causes the threshold of an NMOS transistor to decrease when the V_{SB} is decreased.
- T ☒ F A chain of identical minimum sized inverters can achieve an overall delay smaller than that of a single minimum sized inverter assuming both drive the same load capacitance.
- ☒ T ☐ F A chain of three inverters has a total delay equal to the sum of delays of its individual inverters in the same chain.
- T ☒ F Two NMOS transistors in series with their gates both tied to V_{DD} can pull the source of the bottom transistor up to but not exceeding $V_{DD} - 2V_{tn}$.
- ☒ T ☐ F For the same driving capability, a two-input NAND gate has a smaller layout than a two-input NOR gate.
- T ☒ F The capacitance of a reversed biased junction increases as the reverse bias voltage is increased.
- T ☒ F Velocity saturation is more common in modern technologies as a result of the very thin gate oxide.

[6] Question 2:



$$R = 1.8 \text{ k}\Omega$$

$$\left(\frac{W}{L}\right)_n = 27.8$$

Consider the RTL inverter shown above. Using the transistor values on the last page, find values for R and $\left(\frac{W}{L}\right)_n$ such that the logic low output value, $V_{OL} = 0.2\text{V}$ and the average power dissipated by the inverter, $P_{\text{diss}} = 1\text{mW}$ when the output has an equal probability of being either high or low. Ignore any capacitance in this question.

$$I_{DD_AVE} = \frac{I_{DD_H} + I_{DD_L}}{2} \quad (\text{AVERAGE } I_{DD})$$

$$P_{\text{diss}} = V_{DD} I_{DD_AVE} \Rightarrow I_{DD_AVE} = \frac{1\text{mW}}{2\text{V}} = 0.5\text{mA}$$

$$I_{DD_H} = 0 \Rightarrow I_{DD_L} = 2 I_{DD_AVE} = 1\text{mA}$$

$$I_{DD_L} = \frac{V_{DD} - V_{OL}}{R} \Rightarrow R = \frac{1.8\text{V}}{1\text{mA}} = \underline{\underline{1.8\text{k}\Omega}}$$


$$I_{DN} = \mu_n C_{ox} \left(\frac{W}{L}\right)_n \left((V_{GS} - V_{tn}) V_{DS} - \frac{V_{DS}^2}{2} \right) = I_{DD_L}$$

$$\left(\frac{W}{L}\right)_n = \frac{I_{DN}}{\left(\mu_n C_{ox} \left((V_{GS} - V_{tn}) V_{DS} - \frac{V_{DS}^2}{2} \right) \right)}$$

$$= \frac{1\text{mA}}{(120\text{e-6}) \left[(2 - 0.4)(0.2) - \frac{0.2^2}{2} \right]}$$

$$= 27.8$$

[6] Question 3:



$\lambda = 0.125\mu\text{m}$
All transistor lengths are 2λ

- a) Find the input capacitance of the input C (include overlap capacitance but no Miller effect)

$$W_N = 6\lambda = 0.75\mu\text{m}$$

$$L_N = 2\lambda = 0.25\mu\text{m}$$

$$W_P = 8\lambda = 1\mu\text{m}$$

$$L_P = 2\lambda = 0.25\mu\text{m}$$

$$C_{in_C} = 3.68$$

$$C_{ox} = 6 \text{ fF}/(\mu\text{m})^2$$

$$C_o = 0.3 \text{ fF}/\mu\text{m}$$

$$C_{in_C} = C_{ox} [(1 \times 0.25) + (0.75 \times 0.25)] + C_o [(2 \times 1) + (2 \times 0.75)]$$

$$C_{in_C} = 2.625 + 1.05 = 3.68 \text{ fF}$$

Question 1 (continued)

b) Identify on the layout above the drain of the PMOS connected to the output and find the output capacitance due to this drain when the output equals 2V.

$$C_j = 2 \text{ fF}/(\mu\text{m})^2 \quad \lambda = 0.125 \mu\text{m}$$

$$C_{jsw} = 0.3 \text{ fF}/\mu\text{m}$$

$$C_{jswg} = 0.15 \text{ fF}/\mu\text{m}$$

$$C_{dp} = 2.4 \text{ fF}$$

$$C_{dp} = C_j(8\lambda \times 6\lambda) + C_{jsw}(6\lambda + 6\lambda + 8\lambda) + C_{jswg}(8\lambda)$$

$$= 1.5 \text{ fF} + 0.75 \text{ fF} + 0.15 \text{ fF}$$

$$= 2.4 \text{ fF}$$

c) Repeat b) for the case where the output equals 0V.

$$C_{dp} = 1.33 \text{ fF}$$

ALL JUNCTION CAPACITANCES
SCALE BY

$$C_j = \frac{C_j}{\left(1 + \frac{V_R}{\phi_0}\right)^{0.5}} \Rightarrow \frac{C_j}{\left(1 + \frac{2}{0.9}\right)^{0.5}} = \frac{C_j}{1.8}$$

$$C_{dp} = \frac{2.4 \text{ fF}}{1.8} = 1.33 \text{ fF}$$

[6] Question 4: Consider a CMOS inverter with $V_{DD} = 2V$, $\left(\frac{W}{L}\right)_n = 4$, $\left(\frac{W}{L}\right)_p = 8$ and the output capacitance equal to 100fF.

a) Find t_{df} .

$$C_L = 100 \text{ fF}$$

$$R_{EQN} = \frac{2.5}{\mu_n C_{ox} \left(\frac{W}{L}\right) (V_{DD} - V_{tn})}$$


$$= 3.25 \text{ k}\Omega$$

$$t_{df} = 0.39 \text{ ns}$$

$$t_{df} = 1.2 R_{EQN} C_L = (1.2)(3.25 \text{ k})(100 \text{ f})$$

$$= 0.39 \text{ ns}$$

b) For a step input voltage (with zero rise time) from 0 to V_{DD} , sketch the **current**, I_{Dn} , through the NMOS transistor vs **time**. Label the points on your sketch where the transistor is in cutoff, active and/or triode and show the current and time values at the transitions of the different regions.




$$\text{ACTIVE } I_{DN} = \left(\frac{\mu_n C_{ox}}{2}\right) \left(\frac{W}{L}\right) (V_{DD} - V_{tn})^2 = 614 \mu A$$

LEAVES ACTIVE WHEN $\Delta V = 0.4 \text{ V}$ $V_0 = V_{DD} - V_{tn}$

$$\Delta t = \frac{C \Delta V}{I_{DN-SAT}} = \frac{(100 \text{ fF})(0.4)}{614 \mu A} = 65 \text{ ps}$$


[6] Question 5: For the n portion of a complex CMOS gate shown below, find the slowest case, t_{df_slow} and fastest case, t_{df_fast} corresponding to different input patterns.



$$t_{df_slow} = 600 \text{ pS}$$

$$t_{df_fast} = 178 \text{ pS}$$

t_{df_slow} EITHER $C(A+B)=1$ OR $D=1$




$C(A+B)=1$ IS SLOWER

$$R_{EQN} = \frac{2.5}{(120e-6)(\frac{0.5}{0.25})(2.5-0.4)} = 5k$$

$$t_{df_slow} = (1.2)(5k)(100f) = 600 \text{ pS}$$

t_{df_FAST} ALL $A=B=C=D=1$



$$R_{EQN} = \frac{2.5}{(120e-6)(\frac{1.67}{0.25})(2.1)} = 1.49k$$

$$t_{df_FAST} = (1.2)(1.49k)(100f) = 178 \text{ pS}$$

(blank sheet for scratch calculations)

Physical Constants;

$$\phi_T = kT/q = 26\text{mV (at 300K)}; k = 1.38 \times 10^{-23} \text{ J/K}; T = 300 \text{ K (at } 27^\circ\text{C)}; q = 1.6 \times 10^{-19} \text{ C};$$

$$\epsilon_o = 8.854 \times 10^{-12} \text{ F/m}; k_{ox} = 3.9; \phi_s = 2|\phi_F| = 0.6 \text{ V}$$

MOS Transistor; CMOS basic parameters. Channel length = $0.25\mu\text{m}$, $m_j = 0.5$, $\phi_o = 0.9 \text{ V}$

	V_{T0} (V)	γ ($\text{V}^{0.5}$)	μC_{ox} ($\mu\text{A}/\text{V}^2$)	λ (V^{-1})	C_{ox} ($\text{fF}/\mu\text{m}^2$)	C_o ($\text{fF}/\mu\text{m}$)	C_j ($\text{fF}/\mu\text{m}^2$)	C_{jsw} ($\text{fF}/\mu\text{m}$)
NMOS	0.4	0.4	120	0.06	6	0.3	2	(see below)
PMOS	-0.4	0.4	30	0.1	6	0.3	2	(see below)

V_{T0} is the threshold voltage with zero bulk-source voltage.

γ is used to account for non-zero bulk-source voltage.

μC_{ox} is the transistor current gain parameter.

λ is to account for the transistor finite output impedance (channel length modulation).

C_{ox} is the gate capacitance per unit area.

C_o is the gate overlap capacitance per unit length.

C_j is the drain/source junction capacitance per unit area.

C_{jsw} is the drain/source junction capacitance per unit length to account for drain/source perimeter capacitance. Assume this value is the same for all perimeters **except under the gate**.

$$C_{jsw} = 0.3 \text{ fF}/\mu\text{m} \text{ for both NMOS and PMOS}$$

C_{jswg} is the drain/source junction capacitance per unit length under the gate.

$$C_{jswg} = 0.15 \text{ fF}/\mu\text{m} \text{ for both NMOS and PMOS}$$