


STREAM DATA PATHS



Data Gating:

A gate set at 1 allows data to pass
 A gate set at 0 prevents data from passing

The following modifications apply:

Gate 0: 0 - B → SM B
 1 - CTR → SM B

Gates 2, 3: If both are set at 1, only data from B enters LU.

Gates 4, 5: The cutoff of LD is of A. If both 4 and 5 are set at 1, data from A alone enters.

Gates 6, 7: If 6 is set, the cutoff of LD is of B. If 7 is set (whatever 6 may be) one byte comes from 6 and all the rest from 7, the cutoff of LD is then of E.

Gate 8: 0 - U
 1 - F

Gate 9: 0 - L
 1 - U or F from gate 8 in leftmost position with 7 zeroes on right.

Gate 10: 0 - Output from gate 9 (every byte)
 1 - 9 (end of group only)

Gates 11, 12: If both are set, the data from L enters.

Gates 13, 14: If both are set, the data from E enters.

Roberts - 6 Sept 57

STREAM SETUP WORDS (1)

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

BASIC INDICATOR REG.

BASIC INDICATOR MASK

STREAM INDICATOR REGISTER

31	31	FF
----	----	----

The 31 Stream Indicator Bits are as follows:


- 0 (Not yet assigned)
- 1 Internal Malfunction
- 2 Invalid Instruction or Address
- 3 Expected Time Clock
- 4 CTR overflow
- 5 SACC overflow or overflow
- 6 SACC sign change to minus
- 7 SACC sign or exceeds threshold
- 8 W
- 9 X
- 10 Y
- 11 Z
- 12 U=0
- 13 U=1
- 14 F=0
- 15 F=1
- 16 G=1
- 17 G=2
- 18 G=3
- 19 G₁A
- 20 G₂B
- 21 G₁C
- 22 G₂A
- 23 G₂B
- 24 G₂C
- 25 G₁A
- 26 G₁B
- 27 G₁C
- 28 Other Computer
- 29 Exchange
- 30 Instruction Tag

Bits 12 - 27 and Bit 30 go on and off. All other bits stay on until they produce arithmetic errors (they can then turn off) or until they are sampled (they may then be set on or memory). FF 62 is 0 in Arithmetic Mode. 1 in Streaming Mode. FF 68 can be set by Stream Branch instructions as well as ordinary read into this word.

During the Arithmetic Mode interruptions occur only thru the Basic Indicator Register. During Streaming arithmetic interruptions occur only thru the Streaming Indicator Register. The instructions automatically arising in the latter case are themselves in Streaming Mode. They may fix the difficulty by themselves or branch out into Arithmetic Mode. Then, if the branch was caused by a condition which was joined with several others into one Stream Indicator Bit the Basic Interrupt system would take over. If the condition was represented by a single bit in both registers the bit in the Basic Register would be turned off simultaneously and no Basic Interruption would occur. If the Arithmetic Mode is entered, one must reenter Streaming by specific instruction. This imposes a demand on hardware interrupt response to determine if the machine was in the Streaming Mode when broken occurred and to return to that mode as appropriate. FF 63 can be conveniently used for reentering the mode.

The Arithmetic Mode will contain a "BRANCH TO Y AND ENTER STREAMING" instruction. Each Stream Instruction has a particular bit which when set to 1 will send operations into the Arithmetic Mode at the conclusion of the streaming process.

STREAM SETUP WORDS (2)



S = Effective Address (24 bits)

H = Address of Higher Levels. The initial value of H indicates where the first word of the 3rd level may be found. All higher level indexing words are stored sequentially. The initial H₁ is stored in a hidden register. If H is interrupted at any time during stream - H₀ will be found thru if notification is currently at the 1st or 2nd levels. If a higher level is being used H will contain the address of the stored index word for that level. (The indexing cycle will be arranged so it cannot be broken between the acquisition of the first words of a higher level.)

I = Increment (±10 bits on L₁; ±24 bits on others)

P = Partial Accumulated Increment (±24 bits)

N' = Current Count (14 bits on L₁; 18 bits on others)

N = Limit Count (14 bits on L₁; 18 bits on others)

M = Mode Bit


V = Highest Level Bit

TR = Triangular Indexing Bits

E = End-of-Higher Level Indication Bit (Only present in Levels 3 and higher)

Consult Stream Unit Indexing Flow Chart

SIREAM SEIUR WUKUDS (U)



S₀ = Base Address for TAA

TAA MODE: 00 - No Memory Reference
01 - Count (or 0+)
10 - Extract
11 - Extract and Count (or 0+)

K = Count Displacement (Ordered to final assigned address)
(No meaning in mode 00 and 01 after no effect is replace)

[Sequence of operations in TAA: B₁ bits from source 1 added to S₀; B₂ bits from source 2 added to result of ; MD shift, if any]
[Count displacement Ordered to result.]

T = Start point within TAA for address assembly

I₁ = First source increment } The length of window is controlled by A, B, C, D, E, F, G, H, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z, AA, AB, AC, AD, AE, AF, AG, AH, AI, AJ, AK, AL, AM, AN, AO, AP, AQ, AR, AS, AT, AU, AV, AW, AX, AY, AZ, BA, BB, BC, BD, BE, BF, BG, BH, BI, BJ, BK, BL, BM, BN, BO, BP, BQ, BR, BS, BT, BU, BV, BW, BX, BY, BZ, CA, CB, CC, CD, CE, CF, CG, CH, CI, CJ, CK, CL, CM, CN, CO, CP, CQ, CR, CS, CT, CU, CV, CW, CX, CY, CZ, DA, DB, DC, DD, DE, DF, DG, DH, DI, DJ, DK, DL, DM, DN, DO, DP, DQ, DR, DS, DT, DU, DV, DW, DX, DY, DZ, EA, EB, EC, ED, EE, EF, EG, EH, EI, EJ, EK, EL, EM, EN, EO, EP, EQ, ER, ES, ET, EU, EV, EW, EX, EY, EZ, FA, FB, FC, FD, FE, FF, FG, FH, FI, FJ, FK, FL, FM, FN, FO, FP, FQ, FR, FS, FT, FU, FV, FW, FX, FY, FZ, GA, GB, GC, GD, GE, GF, GG, GH, GI, GJ, GK, GL, GM, GN, GO, GP, GQ, GR, GS, GT, GU, GV, GW, GX, GY, GZ, HA, HB, HC, HD, HE, HF, HG, HH, HI, HJ, HK, HL, HM, HN, HO, HP, HQ, HR, HS, HT, HU, HV, HW, HX, HY, HZ, IA, IB, IC, ID, IE, IF, IG, IH, II, IJ, IK, IL, IM, IN, IO, IP, IQ, IR, IS, IT, IU, IV, IW, IX, IY, IZ, JA, JB, JC, JD, JE, JF, JG, JH, JI, JJ, JK, JL, JM, JN, JO, JP, JQ, JR, JS, JT, JU, JV, JW, JX, JY, JZ, KA, KB, KC, KD, KE, KF, KG, KH, KI, KJ, KK, KL, KM, KN, KO, KP, KQ, KR, KS, KT, KU, KV, KW, KX, KY, KZ, LA, LB, LC, LD, LE, LF, LG, LH, LI, LJ, LK, LL, LM, LN, LO, LP, LQ, LR, LS, LT, LU, LV, LW, LX, LY, LZ, MA, MB, MC, MD, ME, MF, MG, MH, MI, MJ, MK, ML, MM, MN, MO, MP, MQ, MR, MS, MT, MU, MV, MW, MX, MY, MZ, NA, NB, NC, ND, NE, NF, NG, NH, NI, NJ, NK, NL, NM, NN, NO, NP, NQ, NR, NS, NT, NU, NV, NW, NX, NY, NZ, OA, OB, OC, OD, OE, OF, OG, OH, OI, OJ, OK, OL, OM, ON, OO, OP, OQ, OR, OS, OT, OU, OV, OW, OX, OY, OZ, PA, PB, PC, PD, PE, PF, PG, PH, PI, PJ, PK, PL, PM, PN, PO, PP, PQ, PR, PS, PT, PU, PV, PW, PX, PY, PZ, QA, QB, QC, QD, QE, QF, QG, QH, QI, QJ, QK, QL, QM, QN, QO, QP, QQ, QR, QS, QT, QU, QV, QW, QX, QY, QZ, RA, RB, RC, RD, RE, RF, RG, RH, RI, RJ, RK, RL, RM, RN, RO, RP, RQ, RR, RS, RT, RU, RV, RW, RX, RY, RZ, SA, SB, SC, SD, SE, SF, SG, SH, SI, SJ, SK, SL, SM, SN, SO, SP, SQ, SR, SS, ST, SU, SV, SW, SX, SY, SZ, TA, TB, TC, TD, TE, TF, TG, TH, TI, TJ, TK, TL, TM, TN, TO, TP, TQ, TR, TS, TT, TU, TV, TW, TX, TY, TZ, UA, UB, UC, UD, UE, UF, UG, UH, UI, UJ, UK, UL, UM, UN, UO, UP, UQ, UR, US, UT, UY, UV, UW, UX, UY, UZ, VA, VB, VC, VD, VE, VF, VG, VH, VI, VJ, VK, VL, VM, VN, VO, VP, VQ, VR, VS, VT, VU, VV, VW, VX, VY, VZ, WA, WB, WC, WD, WE, WF, WG, WH, WI, WJ, WK, WL, WM, WN, WO, WP, WQ, WR, WS, WT, WU, WV, WW, WX, WY, WZ, XA, XB, XC, XD, XE, XF, XG, XH, XI, XJ, XK, XL, XM, XN, XO, XP, XQ, XR, XS, XT, XU, XV, XW, XX, XY, XZ, YA, YB, YC, YD, YE, YF, YG, YH, YI, YJ, YK, YL, YM, YN, YO, YP, YQ, YR, YS, YT, YU, YV, YW, YX, YY, YZ, ZA, ZB, ZC, ZD, ZE, ZF, ZG, ZH, ZI, ZJ, ZK, ZL, ZM, ZN, ZO, ZP, ZQ, ZR, ZS, ZT, ZU, ZV, ZW, ZX, ZY, ZZ

I₂ = Second source increment }
MD Mode: 0 - Ineffective
1 - Effective

MD = Current phase of Memory Distribution

SE = Current Address in TEU (Setup value has no effect)
I = Increment P = Partial Accumulated Increment
N' = Current Count
N = Final Count (N=0 defined as N=64; attempted carry in W' then defines equality)

Extraction continues until W'N or the end portion of the current address is about to change. No extraction across word boundaries. Any overflowing bits are made 0.

- W, X, Y, Z are H₄ four Match Units
- W₁ - Match Character
- W₂ - Connection: 000 - No connection
001 - M₅
010 - M₅
011 - M₅
100 - M₅
101 - No connection
110 - No connection
111 - No connection
- W₃ - Scan: 0 - All 8 bits
1 - Rightmost bit only
- W₄ - Adjustment function (See Table)
- W₅ - Swallow: 0 - Normal Operation
1 - Swallow matched bits
- W₆ - Indicator Sense: 0 - Indication on Match
1 - Indication on No-Match
- W-X: Adjustment that occurs when Word X both match simultaneously. This function replaces the sum of the individual functions.
- Y-Z: As above, but for Y and Z.

CONTINUED

BA Admin-9 Sept 57

STREAM SETUP WORDS (4)

THR - Threshold for SACC. Indication if SACC equals or exceeds THR.

SACC - Current value of SACC. An initial value may be entered. However the automatic reset makes SACC 0.

CTR - Current value of CTR. An initial value may be entered. However the automatic reset makes CTR 0.

SACC Mode: Bit 41: 0 - Entries all positive (Byte entry positions 16-23)
 1 - Entries positive and negative (Byte entry positions 16-23, 24-31)

Bit 42: 0 - Normal Accumulation
 1 - Negative Total set to 0 (The indicator bit recording a change in SACC sign from + to - will still go on when bit 42 is 1 when the bit would have been negative before the reset.)

SACC Step: A one is entered into Bit 21 at the following conditions. This is in addition to any bits that may also be entered.

- 0 - No entry
- 1 - \bar{A}
- 2 - \bar{A}
- 3 - \bar{A}, B
- 4 - \bar{A}, B
- 5 - Byte into C
- 6 - \bar{A}, C
- 7 - \bar{A}, B
- 8 - $\bar{F} = 1$
- 9 - $\bar{G} = 1$
- 10 - $\bar{G} = 2$
- 11 - $\bar{G} = 3$
- 12 - Match in W
- 13 - Match in X
- 14 - Match in Y
- 15 - Match in Z

SACC Reset: SACC is set to 0 at the following conditions:

- 0 - No reset
- 1 - \bar{A}
- 2 - \bar{A}, B
- 3 - \bar{A}, B
- 4 - \bar{A}, B
- 5 - \bar{A}, C
- 6 - Match in W
- 7 - SACC matches THR

CTR Step: A one is entered into Bit 40 at the following conditions. (Not some specify two conditions)


- 0 - No count
- 1 - Byte from A
- 2 - \bar{A}
- 3 - \bar{A}, A
- 4 - \bar{A}, A
- 5 - Byte from B
- 6 - \bar{A}, B
- 7 - \bar{A}, B
- 8 - \bar{A}, B
- 9 - Byte into C
- 10 - \bar{A}, C
- 11 - \bar{A}, C
- 12 - \bar{A}, C
- 13 - Operator in W
- 14 - Address forward-dispensed
- 15 - Byte into CTR
- 16 - two bit into SACC } three = option 15 of
- 17 - byte into SACC } SACC mode bit 91 = 0
- 18 - SACC 3 THR: (once for every word passing)
- 19 - SACC becomes negative (on unpaired negativity)
- 20 - Match in W
- 21 - Match in X
- 22 - Match in Y
- 23 - Match in Z
- 24 - Non-match in W
- 25 - Non-match in X
- 26 - Non-match in Y
- 27 - Non-match in Z
- 28 - Match in both W and X (only one count)
- 29 - Match in both Y and Z (only one count)
- 30 - Match in both W and X (only one count)
- 31 - Non-match in both Y and Z (only one count)
- 32 - No matches in W, X, Y, Z (only one count)
- 33 - $\bar{A} = 0$
- 34 - $\bar{A} = 1$
- 35 - $\bar{A} = 0$
- 36 - $\bar{A} = 1$
- 37 - $\bar{m} = 0$
- 38 - $\bar{m} = 1$
- 39 - $\bar{v} = 0$
- 40 - $\bar{v} = 1$
- 41 - $\bar{F} = 0$
- 42 - $\bar{F} = 1$
- 43 - $\bar{G} = 1$
- 44 - $\bar{G} = 2$
- 45 - $\bar{G} = 3$
- 46 - $\bar{G} = 1$
- 47 - $\bar{G} = 2$
- 48 - $\bar{G} = 3$ (end of group)
- 49 - $\bar{F} = 0 \& \bar{v} = 0$
- 50 - $\bar{F} = 0 \& \bar{v} = 1$
- 51 - $\bar{F} = 1 \& \bar{v} = 0$
- 52 - $\bar{F} = 1 \& \bar{v} = 1$
- 53 - $\bar{F} = 0 \& \bar{v} = 0$
- 54 - $\bar{F} = 0 \& \bar{v} = 1$
- 55 - $\bar{F} = 1 \& \bar{v} = 0$
- 56 - $\bar{F} = 1 \& \bar{v} = 1$
- 57 - $\bar{F} = 0 \& \bar{v} = 1$
- 58 - $\bar{F} = 1 \& \bar{v} = 1$
- 59 - $\bar{F} = 1 \& \bar{v} = 0$
- 60 - $\bar{F} = 1 \& \bar{v} = 1$
- 61 -
- 62 -
- 63 -

CTR Reset: CTR is set to 0 at the following conditions:

- 0 - No reset
- 1 - Match in W
- 2 - Match in X
- 3 - Match in Y
- 4 - Match in Z
- 5 - \bar{A}, C
- 6 - SACC reset
- 7 - SACC becomes negative

88888888 - 9 Sep 57

STREAM UNIT INDEXING [A,B,C]



Adkins - 9 Sept 57

STREAM OPERATIONS

#	L	R=1 if	L=1 if	M=1 if
0-15	Logical Connections	0-15	Connection set all 0 or all 1	Connection all 1
16-31	Logical Connections	0-15	Connection even parity but not all 0	Connection odd parity
32	—	A > B	A = B	A < B
33	Max (A, B)	"	"	"
34	Max (A, B) if ≠ 0, otherwise —	"	"	"
35	Min (A, B)	"	"	"
36	Min (A, B) if ≠ 0, otherwise —	"	"	"
37	A if A = B, otherwise 0	"	"	"
38	A if A = B, otherwise —	"	"	"
39	A if A = B ≠ 0, otherwise —	"	"	"
40	A if A ≠ B, otherwise 0	"	"	"
41	A if A ≠ B, otherwise —	"	"	"
42	A - B if A ≥ B, otherwise 0	"	"	"
43	A - B if A ≥ B, otherwise —	"	"	"
44	A - B if A > B, otherwise —	"	"	"
45	B - A if B > A, otherwise 0	"	"	"
46	B - A if B > A, otherwise —	"	"	"
47	B - A if B > A, otherwise —	"	"	"
48	A + B mod M	A + B > M	A + B = M	A + B < M
49	A + B mod M if ≠ 0, otherwise —	A + B > M	A + B = M	A + B < M
50	A - B mod M	A > B	A = B	A < B
51	G - A mod M	A > B	A = B	A < B

- 52 INDIRECT LOAD AND STORE
- 53 STORE AND CLEAR SAIC-CTR
- 54 BRANCH
- 55 CONDITIONAL BRANCH
- 56 INCREMENT AND BRANCH
- 57 CONDITIONAL ADJUST
- 58 CLEAR MEMORY
- 59 MOVE
- 60 COLLECT


The Data Coding, [L,R,M] formalism, and other bit-by-bit specifications do not apply for these instructions. See format and explanations.

The 16 Logical Connections (A and B here and in the table at the left refer to the data entering LV. thru gates 1, and 2 or 3, respectively.)

Connective	AB = 11	10	01	00
0 (0)	0	0	0	0
1 ($\bar{A} \cdot \bar{B}$)	0	0	0	1
2 ($\bar{A} \cdot B$)	0	0	1	0
3 ($A \cdot \bar{B}$)	0	0	1	1
4 ($A \cdot B$)	0	1	0	0
5 (\bar{B})	0	1	0	1
6 ($A \vee B$)	0	1	1	0
7 ($\bar{A} \vee \bar{B}$)	0	1	1	1
8 ($A \cdot B$)	1	0	0	0
9 ($A \equiv B$)	1	0	0	1
10 (B)	1	0	1	0
11 ($\bar{A} \vee B$)	1	0	1	1
12 (A)	1	1	0	0
13 ($A \vee \bar{B}$)	1	1	0	1
14 ($A \vee B$)	1	1	1	0
15 (1)	1	1	1	1

Radcl-H-9 Sept 57

STREAM INSTRUCTION FORMATS (1)



- 0 - ARITHMETIC INSTR. (modified)
- 51 - DATA GATING (BYTE * BYTE)
- 52 - INDIRECT LOAD * STORE
- 53 - STORE AND CLEAR
- 54 - BRANCH
- 55 - CONDITIONAL BRANCH
- 56 - INCREMENT * BRANCH
- 57 - CONDITIONAL ALIAS
- 58 - CLEAR MEMORY
- 59 - MOVE
- 60 - COLLATE *
- 61 -
- 62 -
- 63 -

The Byte x Byte Format (0-51)

a) Data Gating (See Data Path Diagram)

- O: B A CTR → SH8
- 1: A → LU
- 2: B → LU
- 3: E → LU
- 4: A → TAA
- 5: LU → TAA
- 6: B → TAA
- 7: TEU → TAA
- 8: U n F 4 9
- 9: L n 8 4 10
- 10: 9 n 9
- 11: LU → C
- 12: TEU → C
- 13: LU → SAC
- 14: TEU → SAC
- 15: (spool)

b) Supplementary Adjustment: 4-Stimulus - as below
6-Action - form Adjust

- O: none
- 1: U=1
- 2: F=0
- 3: F=1
- 4: G=1 } attend st
- 5: G=2 } group
- 6: G=3 }
- 7: Match in W
- 8: Match in X
- 9: Match in Y
- 10: Match in Z
- 11: End of Group
- 12: STOP
- 13: A
- 14: B
- 15: C

c) U: The 3 bits correspond to A, B, C. The signals corresponding to 15 in this field are mixed together to form the one-bit output of LU.

d) F input: 0-U, 1-W

- a) F mode
- 0 Stay on 1 after bit 1
- 1 Flip-Flip on 1
- 2 1 if last bit was 0, correct 0
- 3 1 " " " 1
- 4 1 " " " 0
- 5 1 " " " 1
- 6 either 2 or 5
- 7 either 3 or 4

f) STOP: 2-Level, 2-Unit

- 0 Z0 0 A
- 1 Z1 1 B
- 2 Z2 2 C
- 3 Z3 3 E
- 23 and 33 = NO STOP

h) Group Size - Same code as STOP

- 1) Skip
- 000 44 100 -4
- 001 41 101 -1
- 010 42 110 -2
- 011 43 111 -3
- 2) C action
- Bit 5: 0 VFL Storage
- Bit 5: 1 Error-side Storage
- Bit 5: 0 C stand upon STOP
- Bit 5: 1 C not stand upon STOP

SA Address - 10 Sept 57

STREAM INSTRUCTION FORMATS (2)

Indirect Load and Store (52)

IS: 0 - Load : L1B → TAA, MEM → A address, A → C
 1 - Store : L1B → TAA, MEM → C address, A → C

TAA mode 0, 1: no memory ref, TAA → address
 2, 3: last 24 bits of TEU → address
 (counting or saving in 3)

AO, SKIP, C as in 1

Store and Clear (53)

Bits 0-40 of Selop word 18 stored in bits 0-40 of address this address. Bits 41-63 of latter mode 0.

CL: 00 Working cleared
 01 CR cleared
 10 MAC cleared
 11 CR and MAC cleared

Branch (54)

Unconditional Branch to address Branch Address, if AR=0
 Branch to (LS + address Branch Address) + AR=1

63 bits address bits of
 Store Interrupt Register
 0 - Leave unchanged
 1 - Invert
 2 - Set to 0
 3 - Set to 1

Old 1. word

SKIP effect is only if address branch address is 0.

Conditional Branch (55)

Test any (arbitrary) bit in new reg. Branch to pos. sense, bit sign is here.

AR = absolute or relative as in (54).

Bit reset as in reset side in (54).

Reset V if Bit 56=1.

Increment and Branch (56)

The given increment is added to the Value: VL=0 in the index word. Branch if VL=1; Bit 55=0. VL=1; Bit 55=1.

AR = absolute or relative as in (54).

Branch to relative branch.

Reset V if Bit 56=1.

Conditional Adjust (57)

Test and reset any bit in (55). Adjust if parity is even. 2 general purpose registers. If bit is no op, skip second.

Clear Branch (58)

Indirect WA may be any WA in class m by (branch). Bit 56=0 = Long Branch
 1 = Small Branch

All words in the sequence of indirect addresses are cleared.

Bit 56 refers to one memory unit.

Move (59)

Source: 0: Fixed
 1: A
 2: B
 3: E

Begin fixed at fixed address or at spec field reset in A, B, E. Begin relative at specified offset.

Begin relative at specified offset.

Set reset in A, B, E but not in C.

Relocate (60)

MS: 0 - Merge
 1 - Search

Case: 0 Single [offset for search]
 1 offset
 2 split
 3 split branch

UD: 0 Ascending order
 1 Descending order

RO: 0 No removal of L2
 1 Sub removal of L2

NB: 0 Stop at end of this block (3rd level)
 1 go on to next block

Merge only. Search basically uses regular stream indexing.

Address 10 - 10 Sept 57

