### **CPU Instruction Set Details**

This appendix provides a detailed description of the operation of each R4000 instruction in both 32- and 64-bit modes. The instructions are listed in alphabetical order.

Exceptions that may occur due to the execution of each instruction are listed after the description of each instruction. Descriptions of the immediate cause and manner of handling exceptions are omitted from the instruction descriptions in this appendix.

Figures at the end of this appendix list the bit encoding for the constant fields of each instruction, and the bit encoding for each individual instruction is included with that instruction.

Α

#### A.1 Instruction Classes

CPU instructions are divided into the following classes:

- **Load** and **Store** instructions move data between memory and general registers. They are all I-type instructions, since the only addressing mode supported is *base register* + 16-bit *immediate offset*.
- **Computational** instructions perform arithmetic, logical and shift operations on values in registers. They occur in both R-type (both operands are registers) and I-type (one operand is a 16-bit immediate) formats.
- Jump and Branch instructions change the control flow of a program. Jumps are always made to absolute 26-bit word addresses (J-type format), or register addresses (R-type), for returns and dispatches. Branches have 16-bit offsets relative to the program counter (I-type). Jump and Link instructions save their return address in register *31*.
- **Coprocessor** instructions perform operations in the coprocessors. Coprocessor loads and stores are I-type. Coprocessor computational instructions have coprocessor-dependent formats (see the FPU instructions in Appendix B). Coprocessor zero (CP0) instructions manipulate the memory management and exception handling facilities of the processor.
- **Special** instructions perform a variety of tasks, including movement of data between special and general registers, trap, and breakpoint. They are always R-type.

#### **A.2 Instruction Formats**

Every CPU instruction consists of a single word (32 bits) aligned on a word boundary and the major instruction formats are shown in Figure A-1.

I-Type (Immediate)

3	1 26	25 21	20 16	15	0
	ор	rs	rt	immediate	

J-Type (Jump)

26	25	0
ор	target	
	26 op	26 25 op target

#### R-Type (Register)

31	26	25 21	20 16	15 11	10 6	5 0	)
	ор	rs	rt	rd	shamt	funct	

ор	6-bit operation code
rs	5-bit source register specifier
rt	5-bit target (source/destination) or branch condition
immediate	16-bit immediate, branch displacement or address displacement
target	26-bit jump target address
rd	5-bit destination register specifier
shamt	5-bit shift amount
funct	6-bit function field

Figure A-1 CPU Instruction Formats

#### A.3 Instruction Notation Conventions

In this appendix, all variable subfields in an instruction format (such as *rs, rt, immediate*, etc.) are shown in lowercase names.

For the sake of clarity, we sometimes use an alias for a variable subfield in the formats of specific instructions. For example, we use rs = base in the format for load and store instructions. Such an alias is always lower case, since it refers to a variable subfield.

Figures with the actual bit encoding for all the mnemonics are located at the end of this Appendix, and the bit encoding also accompanies each instruction.

In the instruction descriptions that follow, the *Operation* section describes the operation performed by each instruction using a high-level language notation. The R4000 can operate as either a 32- or 64-bit microprocessor and the operation for both modes is included with the instruction description.

Special symbols used in the notation are described in Table A-1.

Symbol	Meaning
-	Assignment.
→ 	Bit string concatenation.
ll x <sup>y</sup>	Replication of bit value $x$ into a $y$ -bit string. Note: $x$ is always a single-bit value.
x <sub>y:z</sub>	Selection of bits <i>y</i> through <i>z</i> of bit string <i>x</i> . Little-endian bit notation is always used. If <i>y</i> is less than <i>z</i> , this expression is an empty (zero length) bit string.
+	2's complement or floating-point addition.
-	2's complement or floating-point subtraction.
*	2's complement or floating-point multiplication.
div	2's complement integer division.
mod	2's complement modulo.
/	Floating-point division.
<	2's complement less than comparison.
and	Bit-wise logical AND.
or	Bit-wise logical OR.
xor	Bit-wise logical XOR.
nor	Bit-wise logical NOR.
GPR[ <i>x</i> ]	General-Register x. The content of GPR[0] is always zero. Attempts to alter the content of GPR[0] have no effect.
CPR[z,x]	Coprocessor unit z, general register x.
CCR[ <i>z</i> , <i>x</i> ]	Coprocessor unit z, control register x.
COC[z]	Coprocessor unit <i>z</i> condition signal.
BigEndianMem	Big-endian mode as configured at reset (0 $\rightarrow$ Little, 1 $\rightarrow$ Big). Specifies the endianness of the memory interface (see LoadMemory and StoreMemory), and the endianness of Kernel and Supervisor mode execution.
ReverseEndian	Signal to reverse the endianness of load and store instructions. This feature is available in User mode only, and is effected by setting the $RE$ bit of the <i>Status</i> register. Thus, ReverseEndian may be computed as (SR <sub>25</sub> and User mode).
BigEndianCPU	The endianness for load and store instructions (0 $\rightarrow$ Little, 1 $\rightarrow$ Big). In User mode, this endianness may be reversed by setting SR <sub>25</sub> . Thus, BigEndianCPU may be computed as BigEndianMem XOR ReverseEndian.
LLbit	Bit of state to specify synchronization instructions. Set by <i>LL</i> , cleared by <i>ERET</i> and <i>Invalidate</i> and read by <i>SC</i> .
T+ <i>i</i> :	Indicates the time steps between operations. Each of the statements within a time step are defined to be executed in sequential order (as modified by conditional and loop constructs). Operations which are marked $T+i$ : are executed at instruction cycle <i>i</i> relative to the start of execution of the instruction. Thus, an instruction which starts at time <i>j</i> executes operations marked $T+i$ : at time $i + j$ . The interpretation of the order of execution between two instructions or two operations which execute at the same time should be pessimistic; the order is not defined.

#### Table A-1 CPU Instruction Operation Notations

Appendix A

#### **Instruction Notation Examples**

The following examples illustrate the application of some of the instruction notation conventions:

Example #1:	
$GPR[rt] \leftarrow immediate \parallel 0^{16}$	
Sixteen zero bits are concatenated with ar value (typically 16 bits), and the 32-bit strir 16 bits set to zero) is assigned to General-	ng (with the lower
Example #2:	
(immediate <sub>15</sub> ) <sup>16</sup>    immediate <sub>15</sub>	50
Bit 15 (the sign bit) of an immediate value 16 bit positions, and the result is concate through 0 of the immediate value to form extended value.	nated with bits 15

#### A.4 Load and Store Instructions

In the R4000 implementation, the instruction immediately following a load may use the loaded contents of the register. In such cases, the hardware *interlocks*, requiring additional real cycles, so scheduling load delay slots is still desirable, although not required for functional code.

Two special instructions are provided in the R4000 implementation of the MIPS ISA, Load Linked and Store Conditional. These instructions are used in carefully coded sequences to provide one of several synchronization primitives, including test-and-set, bit-level locks, semaphores, and sequencers/event counts.

In the load and store descriptions, the functions listed in Table A-2 are used to summarize the handling of virtual addresses and physical memory.

Function	Meaning		
AddressTranslation	Uses the TLB to find the physical address given the virtual address. The function fails and an exception is taken if the required translation is not present in the TLB.		
LoadMemory	Uses the cache and main memory to find the contents of the word containing the specified physical address. The low-order two bits of the address and the <i>Access Type</i> field indicates which of each of the four bytes within the data word need to be returned. If the cache is enabled for this access, the entire word is returned and loaded into the cache.		
StoreMemory	Uses the cache, write buffer, and main memory to store the word or part of word specified as data in the word containing the specified physical address. The low-order two bits of the address and the <i>Access Type</i> field indicates which of each of the four bytes within the data word should be stored.		

 Table A-2
 Load and Store Common Functions

As shown in Table A-3, the *Access Type* field indicates the size of the data item to be loaded or stored. Regardless of access type or byte-numbering order (endianness), the address specifies the byte which has the smallest byte address in the addressed field. For a big-endian machine, this is the leftmost byte and contains the sign for a 2's complement number; for a little-endian machine, this is the rightmost byte.

Access Type Mnemonic	Value	Meaning
DOUBLEWORD	7	8 bytes (64 bits)
SEPTIBYTE	6	7 bytes (56 bits)
SEXTIBYTE	5	6 bytes (48 bits)
QUINTIBYTE	4	5 bytes (40 bits)
WORD	3	4 bytes (32 bits)
TRIPLEBYTE	2	3 bytes (24 bits)
HALFWORD	1	2 bytes (16 bits)
BYTE	0	1 byte (8 bits)

 Table A-3
 Access Type Specifications for Loads/Stores

The bytes within the addressed doubleword which are used can be determined directly from the access type and the three low-order bits of the address.

#### A.5 Jump and Branch Instructions

All jump and branch instructions have an architectural delay of exactly one instruction. That is, the instruction immediately following a jump or branch (that is, occupying the delay slot) is always executed while the target instruction is being fetched from storage. A delay slot may not itself be occupied by a jump or branch instruction; however, this error is not detected and the results of such an operation are undefined.

If an exception or interrupt prevents the completion of a legal instruction during a delay slot, the hardware sets the *EPC* register to point at the jump or branch instruction that precedes it. When the code is restarted, both the jump or branch instructions and the instruction in the delay slot are reexecuted.

Because jump and branch instructions may be restarted after exceptions or interrupts, they must be restartable. Therefore, when a jump or branch instruction stores a return link value, register *31* (the register in which the link is stored) may not be used as a source register.

Since instructions must be word-aligned, a **Jump Register** or **Jump and Link Register** instruction must use a register whose two low-order bits are zero. If these low-order bits are not zero, an address exception will occur when the jump target instruction is subsequently fetched.

#### A.6 Coprocessor Instructions

Coprocessors are alternate execution units, which have register files separate from the CPU. The MIPS architecture provides four coprocessor units, or classes, and these coprocessors have two register spaces, each space containing thirty-two 32-bit registers.

- The first space, *coprocessor general* registers, may be directly loaded from memory and stored into memory, and their contents may be transferred between the coprocessor and processor.
- The second space, *coprocessor control* registers, may only have their contents transferred directly between the coprocessor and the processor. Coprocessor instructions may alter registers in either space.

#### A.7 System Control Coprocessor (CP0) Instructions

There are some special limitations imposed on operations involving CP0 that is incorporated within the CPU. Although load and store instructions to transfer data to/from coprocessors and to move control to/from coprocessor instructions are generally permitted by the MIPS architecture, CP0 is given a somewhat protected status since it has responsibility for exception handling and memory management. Therefore, the move to/ from coprocessor instructions are the only valid mechanism for writing to and reading from the CP0 registers.

Several CP0 instructions are defined to directly read, write, and probe TLB entries and to modify the operating modes in preparation for returning to User mode or interrupt-enabled states.

ADD	Α	dd			ADI	)	
31 26	25 21	20 16	15	11 10	) 6	5 0	
SPECIAL 0 0 0 0 0 0 0	rs	rt	rd		0 0 0 0 0 0	ADD 1 0 0 0 0 0	
6	5	5	5		5	6	

#### Format:

ADD rd, rs, rt

#### **Description:**

The contents of general register *rs* and the contents of general register *rt* are added to form the result. The result is placed into general register *rd*. In 64-bit mode, the operands must be valid sign-extended, 32-bit values.

An overflow exception occurs if the carries out of bits 30 and 31 differ (2's complement overflow). The destination register *rd* is not modified when an integer overflow exception occurs.

#### **Operation:**

32 T: 
$$GPR[rd] \leftarrow GPR[rs] + GPR[rt]$$
  
64 T:  $temp \leftarrow GPR[rs] + GPR[rt]$   
 $GPR[rd] \leftarrow (temp_{31})^{32} \parallel temp_{31...0}$ 

#### **Exceptions:**

Integer overflow exception

**ADDI** 

#### Add Immediate

## ADDI

31 26	25 21	20 16	15 (	)
ADDI 0 0 1 0 0 0	rs	rt	immediate	
6	5	5	16	-

#### Format:

ADDI rt, rs, immediate

#### **Description:**

The 16-bit *immediate* is sign-extended and added to the contents of general register *rs* to form the result. The result is placed into general register *rt*. In 64-bit mode, the operand must be valid sign-extended, 32-bit values.

An overflow exception occurs if carries out of bits 30 and 31 differ (2's complement overflow). The destination register *rt* is not modified when an integer overflow exception occurs.

#### **Operation:**

32	T:	GPR [rt] $\leftarrow$ GPR[rs] +(immediate <sub>15</sub> ) <sup>16</sup> / / immediate <sub>150</sub>
64	T:	$\begin{array}{l} temp \leftarrow GPR[rs] + (immediate_{15})^{48} \ / \ / \ immediate_{15\ldots 0} \\ GPR[rt] \leftarrow (temp_{31})^{32} \    \ temp_{31\ldots 0} \end{array}$

#### **Exceptions:**

Integer overflow exception

## ADDIU Add Immediate Unsigned ADDIU

31 26	25 2	1 20 16	15 0	)
ADDIU 0 0 1 0 0 1	rs	rt	immediate	
6	5	5	16	

Format:

ADDIU rt, rs, immediate

#### **Description**:

The 16-bit *immediate* is sign-extended and added to the contents of general register *rs* to form the result. The result is placed into general register *rt*. No integer overflow exception occurs under any circumstances. In 64-bit mode, the operand must be valid sign-extended, 32-bit values.

The only difference between this instruction and the ADDI instruction is that ADDIU never causes an overflow exception.

#### **Operation:**

32 T: GPR [rt]  $\leftarrow$  GPR[rs] + (immediate<sub>15</sub>)<sup>16</sup> || immediate<sub>15...0</sub>

64 T: temp  $\leftarrow$  GPR[rs] + (immediate<sub>15</sub>)<sup>48</sup> / / immediate<sub>15...0</sub> GPR[rt]  $\leftarrow$  (temp<sub>31</sub>)<sup>32</sup> || temp<sub>31...0</sub>

#### **Exceptions:**

**ADDU** 

#### Add Unsigned

## ADDU

31	26	25	21	20	16	15		11	10	6	5		0
SPEC 0 0 0 0		rs		rt			rd		0 0	0 0 0 0	1	ADDU 0 0 0 0 1	
6		5		ļ	5		5		:	5		6	

Format:

ADDU rd, rs, rt

#### **Description**:

The contents of general register *rs* and the contents of general register *rt* are added to form the result. The result is placed into general register *rd*. No overflow exception occurs under any circumstances. In 64-bit mode, the operands must be valid sign-extended, 32-bit values.

The only difference between this instruction and the ADD instruction is that ADDU never causes an overflow exception.

#### **Operation:**

32 T: 
$$GPR[rd] \leftarrow GPR[rs] + GPR[rt]$$
  
64 T:  $temp \leftarrow GPR[rs] + GPR[rt]$   
 $GPR[rd] \leftarrow (temp_{31})^{32} \parallel temp_{31...0}$ 

#### **Exceptions**:

AND				Α	nd						AN	D
31 26	25	21	20	10	6 15		11	10	6	5		0
SPECIAL 0 0 0 0 0 0 0	rs		I	rt		rd		0 0	0 0 0 0	1	AND 0 0 1 0 0	
6	5			5		5			5		6	

#### Format:

AND rd, rs, rt

#### **Description:**

The contents of general register *rs* are combined with the contents of general register *rt* in a bit-wise logical AND operation. The result is placed into general register *rd*.

#### **Operation:**

32 T:  $GPR[rd] \leftarrow GPR[rs]$  and GPR[rt]64 T:  $GPR[rd] \leftarrow GPR[rs]$  and GPR[rt]

#### **Exceptions:**

**ANDI** 

### And Immediate

## AND

31	26	25 21	20 16	15	0
	ANDI 0 0 1 1 0 0	rs	rt	immediate	
	6	5	5	16	

#### Format:

ANDI rt, rs, immediate

#### **Description:**

The 16-bit *immediate* is zero-extended and combined with the contents of general register *rs* in a bit-wise logical AND operation. The result is placed into general register *rt*.

#### **Operation:**

32 T:  $GPR[rt] \leftarrow 0^{16} \parallel (immediate and GPR[rs]_{15...0})$ 

64 T: GPR[rt]  $\leftarrow 0^{48} \parallel$  (immediate and GPR[rs]<sub>15...0</sub>)

#### **Exceptions:**

BCzF

### **BCzF** Branch On Coprocessor z False

31	26	25 21	20 16 <sup>·</sup>	15	0
COP: 0100;	z x x*	BC 0 1 0 0 0	BCF 0 0 0 0 0	offset	
6		5	5	16	_

#### Format:


BCzF offset

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If coprocessor *z*'s condition signal (CpCond), as sampled during the previous instruction, is false, then the program branches to the target address with a delay of one instruction.

Because the condition line is sampled during the previous instruction, there must be at least one instruction between this instruction and a coprocessor instruction that changes the condition line.

#### **Operation:**




\*See the table "Opcode Bit Encoding" on next page, or "CPU Instruction Opcode Bit Encoding" at the end of Appendix A.

## BCzF Branch On Coprocessor z False (continued)

BCzF

#### **Exceptions:**

Coprocessor unusable exception



#### Branch On Coprocessor z **BCzFL BCzFL False Likely** 31 26 25 21 20 16 15 0 COPz BC BCFL offset 01000 0100xx\* 00010 6 5 5 16

#### Format:

BCzFL offset

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the contents of coprocessor *z*'s condition line, as sampled during the previous instruction, is false, the target address is branched to with a delay of one instruction.

If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Because the condition line is sampled during the previous instruction, there must be at least one instruction between this instruction and a coprocessor instruction that changes the condition line.

\*See the table "Opcode Bit Encoding" on next page, or "CPU Instruction Opcode Bit Encoding" at the end of Appendix A. **BCzFL** 


#### Branch On Coprocessor z False Likely (continued)

**Operation:** 

32	T–1: condition ← T: target ← (or T+1: if condition else endif	ffset <sub>15</sub> ) <sup>14</sup>    offset    0 <sup>2</sup>
64	T–1: condition ← T: target ← (o T+1: if condition else endif	ffset <sub>15</sub> ) <sup>46</sup>    offset    0 <sup>2</sup>

**Exceptions:** 

Coprocessor unusable exception



**BCzFL** 

## BCzT Branch On Coprocessor z True BCzT

31 26	25 21	20 1	6 15	0
COPz 0 1 0 0 x x*	BC 0 1 0 0 0	BCT 0 0 0 0 1	offset	
6	5	5	16	

#### Format:

BCzT offset

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the coprocessor *z*'s condition signal (CpCond) is true, then the program branches to the target address, with a delay of one instruction.

Because the condition line is sampled during the previous instruction, there must be at least one instruction between this instruction and a coprocessor instruction that changes the condition line.

#### **Operation:**


32	T–1: condition $\leftarrow$ COC[z]
	T: target $\leftarrow$ (offset <sub>15</sub> ) <sup>14</sup>    offset    0 <sup>2</sup>
	T+1: if condition then
	$PC \leftarrow PC + target$
	endif
64	T–1: condition $\leftarrow$ COC[z]
	T: target $\leftarrow$ (offset <sub>15</sub> ) <sup>46</sup>    offset    0 <sup>2</sup>
	T+1: if condition then
	$PC \leftarrow PC + target$
	endif
1	

\*See the table "Opcode Bit Encoding" on next page, or "CPU Instruction Opcode Bit Encoding" at the end of Appendix A.

## BCzT Branch On Coprocessor z True (continued)

#### **Exceptions:**

Coprocessor unusable exception



**BCzT** 

#### BCzTL Branch On Coprocessor z BCzTL True Likely BCzTL

31 26	25 21	20 16 <sup>·</sup>	15 0	)
COPz 0 1 0 0 x x*	BC 0 1 0 0 0	BCTL 0 0 0 1 1	offset	
6	5	5	16	

#### Format:

BCzTL offset

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the contents of coprocessor *z*'s condition line, as sampled during the previous instruction, is true, the target address is branched to with a delay of one instruction.

If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Because the condition line is sampled during the previous instruction, there must be at least one instruction between this instruction and a coprocessor instruction that changes the condition line.

#### **Operation:**


32	T–1: condition $\leftarrow$ COC[z]
	T: target $\leftarrow$ (offset <sub>15</sub> ) <sup>14</sup>    offset    0 <sup>2</sup>
	T+1: if condition then
	else $PC \leftarrow PC + target$ NullifyCurrentInstruction
	endif
64	T-1: condition $\leftarrow$ COC[z]
	T: target $\leftarrow$ (offset <sub>15</sub> ) <sup>46</sup>    offset    0 <sup>2</sup>
	T+1: if condition then
	$PC \leftarrow PC + target$
	else NullifyCurrentInstruction
	endif

\*See the table "Opcode Bit Encoding" on next page, or "CPU Instruction Opcode Bit Encoding" at the end of Appendix A.

#### BCzTL Branch On Coprocessor z True Likely (continued)

**Exceptions:** 

Coprocessor unusable exception



**BCzTL** 

#### BEQ BEQ **Branch On Equal** 31 26 25 21 20 16 15 0 BEQ 000100 offset rs rt 5 5 6 16

#### Format:

BEQ rs, rt, offset

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. The contents of general register *rs* and the contents of general register *rt* are compared. If the two registers are equal, then the program branches to the target address, with a delay of one instruction.

#### **Operation:**

32	: T:	target $\leftarrow$ (offset <sub>15</sub> ) <sup>14</sup>    offset    0 <sup>2</sup>
		condition $\leftarrow$ (GPR[rs] = GPR[rt])
	T+1:	if condition then
		$PC \leftarrow PC + target$
		endif
64	- T:	target $\leftarrow (\text{offset}_{15})^{46} \parallel \text{offset} \parallel 0^2$
		condition $\leftarrow$ (GPR[rs] = GPR[rt])
	T+1:	if condition then
		$PC \leftarrow PC + target$
		endif

#### **Exceptions:**

## **BEQL** Branch On Equal Likely

## BEQL

31 26	25 21	20 16	15	0
BEQL 010100	rs	rt	offset	
6	5	5	16	

#### Format:

BEQL rs, rt, offset

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit offset, shifted left two bits and sign-extended. The contents of general register *rs* and the contents of general register *rt* are compared. If the two registers are equal, the target address is branched to, with a delay of one instruction. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

#### **Operation:**

32		target $\leftarrow$ (offset <sub>15</sub> ) <sup>14</sup>    offset    0 <sup>2</sup> condition $\leftarrow$ (GPR[rs] = GPR[rt]) if condition then
		else $PC \leftarrow PC + target$
		NullifyCurrentInstruction
		endif
64	T:	target $\leftarrow$ (offset <sub>15</sub> ) <sup>46</sup>    offset    0 <sup>2</sup>
		condition $\leftarrow$ (GPR[rs] = GPR[rt])
	T+1:	if condition then
		$PC \leftarrow PC + target$
		else
		NullifyCurrentInstruction endif

#### **Exceptions:**

## BGEZBranch On Greater Than<br/>Or Equal To ZeroBGEZ

31	26	25	21	20 16	15 0	
	REGIMM 0 0 0 0 0 1	rs		BGEZ 0 0 0 0 1	offset	
	6	5		5	16	

#### Format:

BGEZ rs, offset

#### **Description**:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the contents of general register *rs* have the sign bit cleared, then the program branches to the target address, with a delay of one instruction.

#### **Operation:**

	target $\leftarrow$ (offset <sub>15</sub> ) <sup>14</sup>    offset    0 <sup>2</sup> condition $\leftarrow$ (GPR[rs] <sub>31</sub> = 0)
1+	<ol> <li>if condition then</li> <li>PC ← PC + target</li> <li>endif</li> </ol>
	target $\leftarrow$ (offset <sub>15</sub> ) <sup>46</sup>    offset    0 <sup>2</sup> condition $\leftarrow$ (GPR[rs] <sub>63</sub> = 0) 1: if condition then PC $\leftarrow$ PC + target
	endif

#### **Exceptions:**

#### BGEZAL Branch On Greater Than Or Equal To Zero And Link BGEZAL

	31 26	25 21	20 16	15 0	)
	REGIMM 0 0 0 0 0 1	rs	BGEZAL 1 0 0 0 1	offset	
`	6	5	5	16	

Format:

BGEZAL rs, offset

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. Unconditionally, the address of the instruction after the delay slot is placed in the link register, *r31*. If the contents of general register *rs* have the sign bit cleared, then the program branches to the target address, with a delay of one instruction.

General register *rs* may not be general register *31*, because such an instruction is not restartable. An attempt to execute this instruction is not trapped, however.

#### **Operation:**

32	T:	target $\leftarrow$ (offset <sub>15</sub> ) <sup>14</sup>    offset    0 <sup>2</sup> condition $\leftarrow$ (GPR[rs] <sub>31</sub> = 0) GPR[31] $\leftarrow$ PC + 8
	T+1:	if condition then
		$PC \leftarrow PC + target$ endif
64	T:	target $\leftarrow$ (offset <sub>15</sub> ) <sup>46</sup>    offset    0 <sup>2</sup> condition $\leftarrow$ (GPR[rs] <sub>63</sub> = 0) GPR[31] $\leftarrow$ PC + 8
	T+1:	if condition then
		$PC \leftarrow PC + target$
		endif

#### **Exceptions:**

#### BGEZALL Branch On Greater Than Or Equal To Zero And Link Likely

31	26	25	21	20 16	15 0
	EGIMM 0 0 0 1	rs		BGEZALL 1 0 0 1 1	offset
	6	5		5	16

Format:

BGEZALL rs, offset

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. Unconditionally, the address of the instruction after the delay slot is placed in the link register, *r31*. If the contents of general register *rs* have the sign bit cleared, then the program branches to the target address, with a delay of one instruction. General register *rs* may not be general register *31*, because such an instruction is not restartable. An attempt to execute this instruction is not trapped, however. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

#### **Operation:**

32	T:	target $\leftarrow (\text{offset}_{15})^{14} \parallel \text{offset} \parallel 0^2$
		condition $\leftarrow$ (GPR[rs] <sub>31</sub> = 0)
		$GPR[31] \leftarrow PC + 8$
	T+1:	if condition then
		$PC \leftarrow PC + target$
		else NullifyCurrentInstruction
		endif
64	T:	target $\leftarrow (\text{offset}_{15})^{46} \parallel \text{offset} \parallel 0^2$
		condition $\leftarrow$ (GPR[rs] <sub>63</sub> = 0)
		$GPR[31] \leftarrow PC + 8$
	T+1:	if condition then
		$PC \leftarrow PC + target$
		else NullifyCurrentInstruction
		endif
Excen	otions	S:

Exceptions:

None

MIPS R4000 Microprocessor User's Manual

E	BGEZL	– Tha	Branch O n Or Equal	n Greater To Zero Likely	BGEZL
	31 26	25 2	1 20 16	15	0
	REGIMM 0 0 0 0 0 1	rs	BGEZL 0 0 0 1 1	offs	et
	6	5	5	16	

#### Format:

BGEZL rs, offset

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the contents of general register *rs* have the sign bit cleared, then the program branches to the target address, with a delay of one instruction. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

#### **Operation:**

3	2 T:	target $\leftarrow$ (offset <sub>15</sub> ) <sup>14</sup>    offset    0 <sup>2</sup> condition $\leftarrow$ (GPR[rs] <sub>31</sub> = 0)
	T+1	: if condition then $PC \leftarrow PC + target$
		NullifyCurrentInstruction endif
6	4 T:	target $\leftarrow$ (offset <sub>15</sub> ) <sup>46</sup>    offset    0 <sup>2</sup> condition $\leftarrow$ (GPR[rs] <sub>63</sub> = 0)
	T+1	: if condition then $PC \leftarrow PC + target$
		else NullifyCurrentInstruction endif

#### **Exceptions:**

### BGTZ Branch On Greater Than Zero BGTZ

31 26	25 21	20 16	15	0
BGTZ 0 0 0 1 1 1	rs	00000	offset	
6	5	5	16	

#### Format:

BGTZ rs, offset

#### **Description**:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. The contents of general register *rs* are compared to zero. If the contents of general register *rs* have the sign bit cleared and are not equal to zero, then the program branches to the target address, with a delay of one instruction.

#### **Operation:**

32	T: target $\leftarrow$ (offset <sub>15</sub> ) <sup>14</sup>    offset    0 <sup>2</sup> condition $\leftarrow$ (GPR[rs] <sub>31</sub> = 0) and (GPR[rs] $\neq$ 0 <sup>32</sup> )
	T+1: if condition then PC ← PC + target endif
64	T: target $\leftarrow$ (offset <sub>15</sub> ) <sup>46</sup>    offset    0 <sup>2</sup> condition $\leftarrow$ (GPR[rs] <sub>63</sub> = 0) and (GPR[rs] $\neq$ 0 <sup>64</sup> )
	T+1: if condition then PC ← PC + target endif

#### **Exceptions:**

## BGTZL Branch On Greater Than Zero Likely BGTZL

31 26	25 21	20 16	15 0	
BGTZL 0 1 0 1 1 1	rs	0 0 0 0 0 0	offset	
6	5	5	16	

#### Format:

BGTZL rs, offset

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. The contents of general register *rs* are compared to zero. If the contents of general register *rs* have the sign bit cleared and are not equal to zero, then the program branches to the target address, with a delay of one instruction. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

#### **Operation:**

32	$\begin{array}{l} \mbox{target} \leftarrow (\mbox{offset}_{15})^{14} \mid\mid \mbox{offset} \mid\mid 0^2 \\ \mbox{condition} \leftarrow (\mbox{GPR}[rs]_{31} = 0) \mbox{ and } (\mbox{GPR}[rs] \neq 0^{32}) \\ \mbox{if condition then} \\ \mbox{else} & \begin{array}{l} PC \leftarrow PC + \mbox{target} \\ \mbox{NullifyCurrentInstruction} \\ \mbox{endif} \end{array}$
64	$\begin{array}{l} \text{target} \leftarrow (\text{offset}_{15})^{46} \mid\mid \text{offset} \mid\mid 0^2 \\ \text{condition} \leftarrow (\text{GPR[rs]}_{63} = 0) \text{ and } (\text{GPR[rs]} \neq 0^{64}) \\ \text{if condition then} \\  \text{PC} \leftarrow \text{PC} + \text{target} \\ \text{else} \\  \text{NullifyCurrentInstruction} \\ \text{endif} \end{array}$

#### **Exceptions:**

## BLEZ Branch on Less Than Or Equal To Zero BLEZ 31 26 25 21 20 16 15 0 BLEZ rs 0 0 0 offset 0

5

#### Format:

6

BLEZ rs, offset

5

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. The contents of general register *rs* are compared to zero. If the contents of general register *rs* have the sign bit set, or are equal to zero, then the program branches to the target address, with a delay of one instruction.

16

#### **Operation:**

32	T: target $\leftarrow$ (offset <sub>15</sub> ) <sup>14</sup>    offset    0 <sup>2</sup> condition $\leftarrow$ (GPR[rs] <sub>31</sub> = 1) or (GPR[rs] = 0 <sup>32</sup> )
	T+1: if condition then
	$PC \leftarrow PC + target$ endif
64	T: target $\leftarrow$ (offset <sub>15</sub> ) <sup>46</sup>    offset    0 <sup>2</sup>
	condition $\leftarrow$ (GPR[rs] <sub>63</sub> = 1) or (GPR[rs] = 0 <sup>64</sup> )
	T+1: if condition then
	$PC \leftarrow PC + target$
	endif

#### **Exceptions:**

# BLEZLBranch on Less Than<br/>Or Equal To Zero LikelyBLEZL312625212016150

20	20 21	20 10	10 0
BLEZL 0 1 0 1 1 0	rs	0 0 0 0 0 0	offset
6	5	5	16

#### Format:

BLEZL rs, offset

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. The contents of general register *rs* is compared to zero. If the contents of general register *rs* have the sign bit set, or are equal to zero, then the program branches to the target address, with a delay of one instruction.

If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

#### **Operation:**

32	target $\leftarrow$ (offset <sub>15</sub> ) <sup>14</sup>    offset    0 <sup>2</sup> condition $\leftarrow$ (GPR[rs] <sub>31</sub> = 1) or (GPR[rs] = 0 <sup>32</sup> ) if condition then PC $\leftarrow$ PC + target
64	else NullifyCurrentInstruction endif target $\leftarrow$ (offset <sub>15</sub> ) <sup>46</sup>    offset    0 <sup>2</sup> condition $\leftarrow$ (GPR[rs] <sub>63</sub> = 1) or (GPR[rs] = 0 <sup>64</sup> ) if condition then PC $\leftarrow$ PC + target else NullifyCurrentInstruction endif

#### **Exceptions:**

**BLTZ** 

### BLTZ Branch On Less Than Zero

31 26	25 21	20 16	15 0	
REGIMM 0 0 0 0 0 1	rs	BLTZ 0 0 0 0 0	offset	
6	5	5	16	

#### Format:

BLTZ rs, offset

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the contents of general register *rs* have the sign bit set, then the program branches to the target address, with a delay of one instruction.

#### **Operation:**

32	T:	target $\leftarrow$ (offset <sub>15</sub> ) <sup>14</sup>    offset    0 <sup>2</sup> condition $\leftarrow$ (GPR[rs] <sub>31</sub> = 1)
	T+1:	if condition then
		$PC \leftarrow PC + target$
		endif
64	T:	target $\leftarrow$ (offset <sub>15</sub> ) <sup>46</sup>    offset    0 <sup>2</sup> condition $\leftarrow$ (GPR[rs] <sub>63</sub> = 1)
	T+1:	if condition then $PC \leftarrow PC + target$
		endif

#### **Exceptions:**

BLTZAL							On Less And Link	BL	ΓZAL
	31	26	25	21	20	16	15		0
	REGIMM 0 0 0 0 0 1		rs			TZAL 0 0 0		offset	
	6		5			5		16	

#### Format:

BLTZAL rs, offset

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. Unconditionally, the address of the instruction after the delay slot is placed in the link register, *r31*. If the contents of general register *rs* have the sign bit set, then the program branches to the target address, with a delay of one instruction.

General register *rs* may not be general register *31*, because such an instruction is not restartable. An attempt to execute this instruction with register *31* specified as *rs* is not trapped, however.

#### **Operation:**

32	T:	target $\leftarrow$ (offset <sub>15</sub> ) <sup>14</sup>    offset    0 <sup>2</sup> condition $\leftarrow$ (GPR[rs] <sub>31</sub> = 1) GPR[31] $\leftarrow$ PC + 8
	T+1:	if condition then
		$PC \leftarrow PC + target$
		endif
64	T:	target $\leftarrow (\text{offset}_{15})^{46} \parallel \text{offset} \parallel 0^2$
		condition $\leftarrow$ (GPR[rs] <sub>63</sub> = 1)
		$GPR[31] \leftarrow PC + 8$
	T+1:	if condition then
		$PC \leftarrow PC + target$
		endif

#### **Exceptions:**

### BLTZALL Branch On Less BLTZALL Than Zero And Link Likely BLTZALL

;	31 26	25 21	20 16	15 0	
	REGIMM 0 0 0 0 0 1	rs	BLTZALL 1 0 0 1 0	offset	
	6	5	5	16	-

#### Format:

BLTZALL rs, offset

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. Unconditionally, the address of the instruction after the delay slot is placed in the link register, *r31*. If the contents of general register *rs* have the sign bit set, then the program branches to the target address, with a delay of one instruction.

General register *rs* may not be general register *31*, because such an instruction is not restartable. An attempt to execute this instruction with register *31* specified as *rs* is not trapped, however. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

#### **Operation:**

32	T:	target $\leftarrow$ (offset <sub>15</sub> ) <sup>14</sup>    offset    0 <sup>2</sup> condition $\leftarrow$ (GPR[rs] <sub>31</sub> = 1)
		$GPR[31] \leftarrow PC + 8$
	T+1:	if condition then
		$PC \leftarrow PC + target$
		else NullifyCurrentInstruction
		endif
64	T:	target $\leftarrow (\text{offset}_{15})^{46} \parallel \text{offset} \parallel 0^2$
		condition $\leftarrow$ (GPR[rs] <sub>63</sub> = 1)
		$GPR[31] \leftarrow PC + 8$
	T+1:	if condition then
		$PC \leftarrow PC + target$
		else NullifyCurrentInstruction
		endif

**Exceptions:** 

### BLTZL Branch On Less Than Zero Likely BLTZL

31 26	25 2 <sup>-</sup>	1 20 16	15	0
REGIMM 0 0 0 0 0 1	rs	BLTZL 0 0 0 1 0	offset	
6	5	5	16	

#### Format:

BLTZ rs, offset

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the contents of general register *rs* have the sign bit set, then the program branches to the target address, with a delay of one instruction. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

#### **Operation:**

32	T: target $\leftarrow$ (offset <sub>15</sub> ) <sup>14</sup>    offset    0 <sup>2</sup> condition $\leftarrow$ (GPR[rs] <sub>31</sub> = 1)
	T+1: if condition then $PC \leftarrow PC + target$
	else NullifyCurrentInstruction endif
64	T: target $\leftarrow$ (offset <sub>15</sub> ) <sup>46</sup>    offset    0 <sup>2</sup> condition $\leftarrow$ (GPR[rs] <sub>63</sub> = 1)
	T+1: if condition then $PC \leftarrow PC$ + target
	else NullifyCurrentInstruction endif

#### **Exceptions:**

# BRE Branch On Not Equal BNE 31 26 25 21 20 16 15 0

31 20	25 21	20 16	15 0
BNE 0 0 0 1 0 1	rs	rt	offset
6	5	5	16

#### Format:

BNE rs, rt, offset

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. The contents of general register *rs* and the contents of general register *rt* are compared. If the two registers are not equal, then the program branches to the target address, with a delay of one instruction.

#### **Operation:**

32	2 T:	target $\leftarrow$ (offset <sub>15</sub> ) <sup>14</sup>    offset    0 <sup>2</sup> condition $\leftarrow$ (GPR[rs] $\neq$ GPR[rt])
	T+1:	if condition then
		$PC \leftarrow PC + target$
		endif
64	4 T:	target $\leftarrow$ (offset <sub>15</sub> ) <sup>46</sup>    offset    0 <sup>2</sup>
		condition $\leftarrow$ (GPR[rs] $\neq$ GPR[rt])
	T+1:	if condition then
		$PC \leftarrow PC + target$
		endif

#### **Exceptions:**

### BNEL Branch On Not Equal Likely BNEL

31 2	6 25	21	20 1	6 15	0
BNEL 0 1 0 1 0 1		rs	rt	offset	
6		5	5	16	1

Format:

BNEL rs, rt, offset

#### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. The contents of general register *rs* and the contents of general register *rt* are compared. If the two registers are not equal, then the program branches to the target address, with a delay of one instruction.

If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

#### **Operation:**

32	T:	target $\leftarrow$ (offset <sub>15</sub> ) <sup>14</sup>    offset    0 <sup>2</sup> condition $\leftarrow$ (GPR[rs] $\neq$ GPR[rt])
	T+1:	if condition then $PC \leftarrow PC + target$
		else NullifyCurrentInstruction
64	T:	endif target $\leftarrow$ (offset <sub>15</sub> ) <sup>46</sup>    offset    0 <sup>2</sup> condition $\leftarrow$ (GPR[rs] $\neq$ GPR[rt])
	T+1:	if condition then $PC \leftarrow PC + target$
		else NullifyCurrentInstruction
		endif

#### **Exceptions:**

# BREAK Breakpoint BREAK

20	20 0	0
SPECIAL 0 0 0 0 0 0	code	BREAK 0 0 1 1 0 1
6	20	6

Format:


BREAK

#### **Description:**

A breakpoint trap occurs, immediately and unconditionally transferring control to the exception handler.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

#### **Operation:**



#### **Exceptions:**

Breakpoint exception

Appendix A

CACHE			Cad	che	CAC	HE
	31 26	25 21	20 16	15		0
	CACHE 1 0 1 1 1 1	base	ор		offset	
	6	5	5		16	

#### Format:

CACHE op, offset(base)

#### **Description:**

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The virtual address is translated to a physical address using the TLB, and the 5-bit sub-opcode specifies a cache operation for that address.

If CP0 is not usable (User or Supervisor mode) the CP0 enable bit in the *Status* register is clear, and a coprocessor unusable exception is taken. The operation of this instruction on any operation/cache combination not listed below, or on a secondary cache when none is present, is undefined. The operation of this instruction on uncached addresses is also undefined.

The Index operation uses part of the virtual address to specify a cache block.

For a primary cache of 2<sup>CACHEBITS</sup> bytes with 2<sup>LINEBITS</sup> bytes per tag, vAddr<sub>CACHEBITS</sub> ... LINEBITS specifies the block.

For a secondary cache of  $2^{CACHEBITS}$  bytes with  $2^{LINEBITS}$  bytes per tag,  $pAddr_{CACHEBITS}$  ... LINEBITS specifies the block.

Index Load Tag also uses vAddr<sub>LINEBITS... 3</sub> to select the doubleword for reading ECC or parity. When the *CE* bit of the *Status* register is set, Hit WriteBack, Hit WriteBack Invalidate, Index WriteBack Invalidate, and Fill also use vAddr<sub>LINEBITS</sub>... 3 to select the doubleword that has its ECC or parity modified. This operation is performed unconditionally.

The Hit operation accesses the specified cache as normal data references, and performs the specified operation if the cache block contains valid data with the specified physical address (a hit). If the cache block is invalid or contains a different address (a miss), no operation is performed.

### CACHE

#### Cache (continued)



Write back from a primary cache goes to the secondary cache (if there is one), otherwise to memory. Write back from a secondary cache always goes to memory. A secondary write back always writes the most recent data; the data comes from the primary data cache, if present, and modified (the *W* bit is set). Otherwise the data comes from the specified secondary cache. The address to be written is specified by the cache tag and not the translated physical address.

TLB Refill and TLB Invalid exceptions can occur on any operation. For Index operations (where the physical address is used to index the cache but need not match the cache tag) unmapped addresses may be used to avoid TLB exceptions. This operation never causes TLB Modified or Virtual Coherency exceptions.

Bits 17...16 of the instruction specify the cache as follows:

Code	Name	Cache
0	Ι	primary instruction
1	D	primary data
2	SI	secondary instruction
3	SD	secondary data (or combined instruction/data)

# CACHE

### Cache (continued)

# CACHE

Bits 20...18 (this value is listed under the **Code** column) of the instruction specify the operation as follows:

Code	CodeCachesNameOper		Operation
0	I, SI	Index Invalidate	Set the cache state of the cache block to Invalid.
0	D	Index Writeback Invalidate	Examine the cache state and Writeback bit ( <i>W</i> bit) of the primary data cache block at the index specified by the virtual address. If the state is not Invalid and the <i>W</i> bit is set, write the block back to the secondary cache (if present) or to memory (if no secondary cache). The address to write is taken from the primary cache tag. When a secondary cache is present, and the <i>CE</i> bit of the <i>Status</i> register is set, the contents of the <i>ECC</i> register is XOR'd into the computed check bits during the write to the secondary cache for the addressed doubleword. Set the cache state of primary cache block to Invalid. The <i>W</i> bit is unchanged (and irrelevant because the state is Invalid).
0	SD	Index Writeback Invalidate	Examine the cache state of the secondary data cache block at the index specified by the physical address. If the block is dirty (the state is Dirty Exclusive or Dirty Shared), write the data back to memory. Like all secondary writebacks, the operation writes any modified data for the addresses from the primary data cache. The address to write is taken from the secondary cache tag. The <i>Pldx</i> field of the secondary tag is used to determine the locations in the primaries to check for matching primary blocks. In all cases, set the state of the secondary cache block and all matching primary subblocks to Invalid. No Invalidate is sent on the R4000's system interface.
1	All	Index Load Tag	Read the tag for the cache block at the specified index and place it iinto the <i>TagLo</i> and <i>TagHi</i> CP0 registers, ignoring any ECC or parity errors. Also load the data ECC or parity bits into the ECC register.
2	All	Index Store Tag	Write the tag for the cache block at the specified index from the <i>TagLo</i> and <i>TagHi</i> CP0 registers. The processor uses computed parity for the primary caches and the <i>TagLo</i> register in the case of the secondary cache.

### CACHE

### Cache (continued)

# CACHE

Code	Caches	Name	Operation
3	SD	Create Dirty Exclusive	This operation is used to avoid loading data needlessly from memory when writing new contents into an entire cache block. If the cache bloc is valid but does not contain the specified address (a valid miss) the secondary block is vacated. The data is written back to memory if dirty and all matching blocks in both primary caches are invalidated. As usuad during a secondary writeback, if the primary data cache contains modified data (matching blocks with <i>W</i> bit set) that modified data is written to memory. If the cache block is valid and contains the specified physical address (a hit), the operation cleans up the primary caches to avoid virtual aliases: all blocks in both primary caches that match the secondary line are invalidated without writeback. Note that the search for matching primary blocks uses the virtual index of the <i>Pldx</i> field of the secondary cache tag (the virtual index when the location was last used and not the virtual index of the virtual address used in the operation (the virtual index where the location will now be used). If the secondary tag and address do not match (miss), or the tag and address do match (hit and the block is in a shared state, an invalidate for the specified address is sent over the System interface. In all cases, the cache block tag must be set to the specified physical address, the cache state must be set to Dirty Exclusive, and the virtual index field set from the virtual address. The <i>CH</i> bit in the <i>Status</i> register is set or cleared to indicate a hit or mist.
3	D	Create Dirty Exclusive	This operation is used to avoid loading data needlessly from secondary cache or memory when writing new contents into an entire cache block. If the cache block does not contain the specified address, and the block is dirty, write it back to the secondary cache (if present) or otherwise to memory. In all cases, set the cache block tag to the specified physical address, set the cache state to Dirty Exclusive.
4	I,D	Hit Invalidate	If the cache block contains the specified address, mark the cache block invalid.
4	SI, SD	Hit Invalidate	If the cache block contains the specified address, mark the cache bloc invalid and also invalidate all matching blocks, if present, in the primar caches (the <i>Pldx</i> field of the secondary tag is used to determine the locations in the primaries to search). The <i>CH</i> bit in the <i>Status</i> register i set or cleared to indicate a hit or miss.
5	D	Hit Writeback Invalidate	If the cache block contains the specified address, write the data back if is dirty, and mark the cache block invalid. When a secondary cache is present, and the <i>CE</i> bit of the <i>Status</i> register is set, the contents of the <i>ECC</i> register is XOR'd into the computed check bits during the write to the secondary cache for the addressed doubleword.

### CACHE Cache (continued)

# CACHE

Code	Caches	Name	Operation
5	SD	Hit Writeback Invalidate	If the cache block contains the specified address, write back the data (i dirty), and mark the secondary cache block and all matching blocks in both primary caches invalid. As usual with secondary writebacks, modified data in the primary data cache (matching block with the <i>W</i> bit set) is used during the writeback. The <i>Pldx</i> field of the secondary tag is used to determine the locations in the primaries to check for matching primary blocks. The <i>CH</i> bit in the <i>Status</i> register is set or cleared to indicate a hit or miss.
5	1	Fill	Fill the primary instruction cache block from secondary cache or memory. If the <i>CE</i> bit of the Status register is set, the content of the <i>ECC</i> register is used instead of the computed parity bits for addressed doubleword when written to the instruction cache. For the R4000PC, the cache is filled from memory. For the R4000SC and R4000MC, the cache is filled from the secondary cache whether or not the secondary cache block is valid or contains the specified address.
6	D	Hit Writeback	If the cache block contains the specified address, and the <i>W</i> bit is set, write back the data. The <i>W</i> bit is not cleared; a subsequent miss to the block will write it back again. This second writeback is redundant, but not incorrect. When a secondary cache is present, and the <i>CE</i> bit of the <i>Status</i> register is set, the content of the <i>ECC</i> register is XOR'd into the computed check bits during the write to the secondary cache for the addressed doubleword. Note: The <i>W</i> bit is not cleared during this operation due to an artifact of the implementation; the <i>W</i> bit is implemented as part of the data side of the cache array so that it can be written during a data write.
6	SD	Hit Writeback	If the cache block contains the specified address, and the cache state is Dirty Exclusive or Dirty Shared, data is written back to memory. The cache state is unchanged; a subsequent miss to the block causes it to be written back again. This second writeback is redundant, but not incorrect. The <i>CH</i> bit in the <i>Status</i> register is set or cleared to indicate a hit or miss. The writeback looks in the primary data cache for modified data, but does not invalidate or clear the Writeback bit in the primary data cache. Note: The state of the secondary block is not changed to clean during this operation because the <i>W</i> bit of matching sub-blocks cannot be cleared to put the primary block in a clean state.
6	I	Hit Writeback	If the cache block contains the specified address, data is written back unconditionally. When a secondary cache is present, and the <i>CE</i> bit of the <i>Status</i> register is set, the contents of the <i>ECC</i> register is XOR'd into the computed check bits during the write to the secondary cache for the addressed doubleword.

# CACHE (

### Cache (continued)

# CACHE

Code	Caches	Name	Operation
7	SI,SD	Hit Set Virtual	This operation is used to change the virtual index of secondary cache contents, avoiding unnecessary memory operations. If the cache block contains the specified address, invalidate matching blocks in the primary caches at the index formed by concatenating <i>Pldx</i> in the secondary cache tag (not the virtual address of the operation) and vAddr <sub>114</sub> , and then set the virtual index field of the secondary cache tag from the specified virtual address. Modified data in the primary data cache is not preserved by the operation and should be explicitly written back before this operation. The <i>CH</i> bit in the <i>Status</i> register is set or cleared to indicate a hit or miss.

#### **Operation:**

32, 64	T:	$vAddr \leftarrow ((offset_{15})^{48}    offset_{150}) + GPR[base]$
		(pAddr, uncached) $\leftarrow$ AddressTranslation (vAddr, DATA)
		CacheOp (op, vAddr, pAddr)

#### **Exceptions:**

Coprocessor unusable exception

#### **Move Control From CFCz CFCz** Coprocessor 21 20 16 15 31 26 25 11 10 0 COPz 0 1 0 0 x x\* CF 0 0 0 1 0 0 rt rd 00000 5 6 5 5 11

#### Format:

CFCz rt, rd

#### **Description:**

The contents of coprocessor control register *rd* of coprocessor unit *z* are loaded into general register *rt*.


This instruction is not valid for CP0.

#### **Operation:**

32	data ← CCR[z,rd] GPR[rt] ← data
64	data $\leftarrow (CCR[z,rd]_{31})^{32}    CCR[z,rd]$ GPR[rt] $\leftarrow$ data

#### **Exceptions:**

Coprocessor unusable exception



# COPz Coprocessor Operation COPz

31 26	25	24 0	0
COPz 0 1 0 0 x x*	CO 1	cofun	
6	1	25	_

#### Format:

COPz cofun

#### **Description:**

A coprocessor operation is performed. The operation may specify and reference internal coprocessor registers, and may change the state of the coprocessor condition line, but does not modify state within the processor or the cache/memory system. Details of coprocessor operations are contained in Appendix B.

#### **Operation:**

32, 64	T:	CoprocessorOperation (z, cofun)
--------	----	---------------------------------

#### **Exceptions:**

Coprocessor unusable exception

Coprocessor interrupt or Floating-Point Exception (R4000 CP1 only)

#### \*Opcode Bit Encoding:

COPz Bit #	31	30	29	28	27	26	25 0
COPO	0	1	0	0	0	0	1
Bit #	31	30	29	28	27	26	25 0
C0P1	0	1	0	0	0	1	1
Bit #_	31	30	29	28	27	26	25 0
C0P2	0	1	0	0	1	0	1
Opcode						/ _C(	CO sub-opcode (see end of Appendix A)

### **CTCz** Move Control to Coprocessor

### CTCz

31	26	25	21	20	16	15	11	10	0
CC 0 1 0	)Pz 0 x x *	C 0 0	T 1 1 0	rt		rd		0 000 0000 0000	
	6		5	5		5		11	

#### Format:

CTCz rt, rd

#### **Description:**

The contents of general register *rt* are loaded into control register *rd* of coprocessor unit *z*.

This instruction is not valid for CP0.

#### **Operation:**

32,64	T:	data $\leftarrow$ GPR[rt]
	T + 1:	$CCR[z,rd] \leftarrow data$

#### **Exceptions:**

Coprocessor unusable

\*See "CPU Instruction Opcode Bit Encoding" at the end of Appendix A.

### Doubleword Add

### DADD

31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL	rs	rt	rd	0	DADD
000000				00000	101100
6	5	5	5	5	6

#### Format:

DADD

DADD rd, rs, rt

#### **Description:**

The contents of general register *rs* and the contents of general register *rt* are added to form the result. The result is placed into general register *rd*.

An overflow exception occurs if the carries out of bits 62 and 63 differ (2's complement overflow). The destination register *rd* is not modified when an integer overflow exception occurs.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

#### **Operation:**

64 T:  $GPR[rd] \leftarrow GPR[rs] + GPR[rt]$ 

#### **Exceptions:**

Integer overflow exception Reserved instruction exception (R4000 in 32-bit mode)

### DADD Doubleword Add Immediate DADD

# 31 26 25 21 20 16 15 0 DADDI 0 1 1 0 0 0 rs rt immediate immediate 6 5 5 16

#### Format:

DADDI rt, rs, immediate

#### **Description:**

The 16-bit *immediate* is sign-extended and added to the contents of general register *rs* to form the result. The result is placed into general register *rt*.

An overflow exception occurs if carries out of bits 62 and 63 differ (2's complement overflow). The destination register *rt* is not modified when an integer overflow exception occurs.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

#### **Operation:**

64 T: GPR [rt]  $\leftarrow$  GPR[rs] + (immediate<sub>15</sub>)<sup>48</sup> / / immediate<sub>15...0</sub>

#### **Exceptions:**

Integer overflow exception Reserved instruction exception (R4000 in 32-bit mode)

### DADDIU Doubleword Add Immediate Unsigned DADDIU

31 26	25 21	20 16	15	0
DADDIU 0 1 1 0 0 1	rs	rt	immediate	
6	5	5	16	

#### Format:

DADDIU rt, rs, immediate

#### **Description:**

The 16-bit *immediate* is sign-extended and added to the contents of general register *rs* to form the result. The result is placed into general register *rt*. No integer overflow exception occurs under any circumstances.

The only difference between this instruction and the DADDI instruction is that DADDIU never causes an overflow exception.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

#### **Operation:**

64 T: GPR [rt]  $\leftarrow$  GPR[rs] + (immediate<sub>15</sub>)<sup>48</sup> || immediate<sub>15...0</sub>

#### **Exceptions:**

### DADDU Doubleword Add Unsigned DADDU

31	26	25	21 20	16	15	11	10	6	5	0
	SPECIAL 0 0 0 0 0	rs	rt		r	ď	0 0 0 0	00	DADDU 1 0 1 1 0 1	
	6	5	5		5	5	5		6	

Format:

DADDU rd, rs, rt

#### **Description:**

The contents of general register *rs* and the contents of general register *rt* are added to form the result. The result is placed into general register *rd*.

No overflow exception occurs under any circumstances.

The only difference between this instruction and the DADD instruction is that DADDU never causes an overflow exception.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

#### **Operation:**

64 T:  $GPR[rd] \leftarrow GPR[rs] + GPR[rt]$ 

#### **Exceptions:**

# DDIV Doubleword Divide DDIV

31 26	25 21	20 16	15 6	5 0
SPECIAL 0 0 0 0 0 0 0	rs	rt	$\begin{smallmatrix}&0\\0&0&0&0&0&0&0&0\\\end{smallmatrix}$	DDIV 0 1 1 1 1 0
6	5	5	10	6

#### Format:

DDIV rs, rt

#### **Description:**

The contents of general register *rs* are divided by the contents of general register *rt*, treating both operands as 2's complement values. No overflow exception occurs under any circumstances, and the result of this operation is undefined when the divisor is zero.

This instruction is typically followed by additional instructions to check for a zero divisor and for overflow.

When the operation completes, the quotient word of the double result is loaded into special register *LO*, and the remainder word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of those instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by two or more instructions.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

#### **Operation:**

C.4	<b>T</b> 0			
64	T–2:	LO	$\leftarrow$ undefined	
		HI	$\leftarrow$ undefined	
	T–1:	LO	$\leftarrow$ undefined	
		HI	$\leftarrow$ undefined	
	T:	LO	← GPR[rs] div GPR[rt]	
		HI	$\leftarrow$ GPR[rs] mod GPR[rt]	
				1

#### **Exceptions:**

### **DDIVU** Doubleword Divide Unsigned **DDIVU**

3	31 26	25 21	20 16	15 6	5 0
	SPECIAL 0 0 0 0 0 0 0	rs	rt	00000000000	DDIVU 0 1 1 1 1 1
	6	5	5	10	6

#### Format:

DDIVU rs, rt

#### **Description:**

The contents of general register *rs* are divided by the contents of general register *rt*, treating both operands as unsigned values. No integer overflow exception occurs under any circumstances, and the result of this operation is undefined when the divisor is zero.

This instruction is typically followed by additional instructions to check for a zero divisor.

When the operation completes, the quotient word of the double result is loaded into special register *LO*, and the remainder word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of those instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by two or more instructions.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

#### **Operation:**

64	T–2:	LO HI	$\leftarrow$ undefined $\leftarrow$ undefined
	T–1:	LO HI	$\leftarrow$ undefined $\leftarrow$ undefined
	T:	LO HI	$\leftarrow (0 \parallel \text{GPR[rs]}) \text{ div } (0 \parallel \text{GPR[rt]}) \\ \leftarrow (0 \parallel \text{GPR[rs]}) \text{ mod } (0 \parallel \text{GPR[rt]})$

#### **Exceptions:**

VIC						C	Div	ide					D	IV
31	26	25		21	20		16	15			6	5		0
SPECIA 0 0 0 0 0			rs			rt		0 0	0 0 0 0 0	0000		0 -	DIV 1 1 0 1	0
6		•	5			5			10				6	

#### Format:

DIV rs, rt

#### **Description:**

The contents of general register *rs* are divided by the contents of general register *rt*, treating both operands as 2's complement values. No overflow exception occurs under any circumstances, and the result of this operation is undefined when the divisor is zero.

In 64-bit mode, the operands must be valid sign-extended, 32-bit values.

This instruction is typically followed by additional instructions to check for a zero divisor and for overflow.

When the operation completes, the quotient word of the double result is loaded into special register *LO*, and the remainder word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of those instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by two or more instructions.

## DIV

### Divide (continued)

### DIV

#### **Operation:**

32	T–2:	LO HI	← undefined ← undefined
	T–1:	LO	$\leftarrow$ undefined
		HI	$\leftarrow$ undefined
	T:	LO	← GPR[rs] div GPR[rt]
		HI	$\leftarrow$ GPR[rs] mod GPR[rt]
64	T–2:	LO	$\leftarrow$ undefined
		HI	$\leftarrow$ undefined
	T–1:	LO	$\leftarrow$ undefined
		HI	$\leftarrow$ undefined
	T:	q	← GPR[rs] <sub>310</sub> div GPR[rt] <sub>310</sub>
		r	$\leftarrow$ GPR[rs] <sub>310</sub> mod GPR[rt] <sub>310</sub>
		LO	$\leftarrow (q_{31})_{32}^{32} \parallel q_{310}$
		HI	$\leftarrow (r_{31})^{32} \parallel r_{310}$

### **Exceptions:**

### DIVU

### Divide Unsigned

## DIVU

31 26	25 21	20 16	15 6	5 0
SPECIAL 0 0 0 0 0 0 0	rs	rt	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	DIVU 0 1 1 0 1 1
6	5	5	10	6

#### Format:

DIVU rs, rt

#### **Description:**

The contents of general register *rs* are divided by the contents of general register *rt*, treating both operands as unsigned values. No integer overflow exception occurs under any circumstances, and the result of this operation is undefined when the divisor is zero.

In 64-bit mode, the operands must be valid sign-extended, 32-bit values.

This instruction is typically followed by additional instructions to check for a zero divisor.

When the operation completes, the quotient word of the double result is loaded into special register *LO*, and the remainder word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of those instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by two or more instructions.

DIVU

### Divide Unsigned (continued)

# DIVU

Ope	ration:		
32	T–2:	LO	$\leftarrow$ undefined
		HI	$\leftarrow$ undefined
	T–1:	LO	$\leftarrow$ undefined
		HI	$\leftarrow$ undefined
	T:	LO	← (0    GPR[rs]) div (0    GPR[rt])
		HI	$\leftarrow (0 \parallel GPR[rs]) \bmod (0 \parallel GPR[rt])$
64	T–2:	LO	$\leftarrow$ undefined
		HI	$\leftarrow$ undefined
	T–1:	LO	$\leftarrow$ undefined
		HI	$\leftarrow$ undefined
	T:	q	$\leftarrow (0 \parallel GPR[rs]_{310})  div  (0 \parallel GPR[rt]_{310})$
		r	$\leftarrow$ (0    GPR[rs] <sub>310</sub> ) mod (0    GPR[rt] <sub>310</sub> )
		LO	$\leftarrow (q_{31})^{32}    q_{310}$
		HI	$\leftarrow (r_{31})^{32} \parallel r_{310}$

**Exceptions:** 

## DMFC0 Doubleword Move From DMFC0 System Control Coprocessor DMFC0

31 2	26 25	21	20	16 15	11	10	0
COP0 0 1 0 0 0 0		DMF 0 0 0 1	rt		rd	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
6		5	5		5	11	

#### Format:

DMFC0 rt, rd

#### **Description:**

The contents of coprocessor register *rd* of the CP0 are loaded into general register *rt*.

This operation is defined for the R4000 operating in 64-bit mode and in 32bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception. All 64-bits of the general register destination are written from the coprocessor register source. The operation of DMFC0 on a 32-bit coprocessor 0 register is undefined.

#### **Operation:**

64	T:	data $\leftarrow$ CPR[0,rd]
	T+1:	$GPR[rt] \leftarrow data$

#### **Exceptions:**

Coprocessor unusable exception Reserved instruction exception (R4000 in 32-bit user mode R4000 in 32-bit supervisor mode)

# DMTC0 Doubleword Move To DMTC0 System Control Coprocessor DMTC0

31	26	25	21	20	16	15	11	10		0
	OP0 0 0 0 0	_	DMT 101		rt	rd		000	0 0 0 0 0 0 0 00	)
<u> </u>	6		5		5	5			11	

#### Format:

DMTC0 rt, rd

#### **Description:**

The contents of general register *rt* are loaded into coprocessor register *rd* of the CP0.

This operation is defined for the R4000 operating in 64-bit mode or in 32bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

All 64-bits of the coprocessor 0 register are written from the general register source. The operation of DMTC0 on a 32-bit coprocessor 0 register is undefined.

Because the state of the virtual address translation system may be altered by this instruction, the operation of load instructions, store instructions, and TLB operations immediately prior to and after this instruction are undefined.

#### **Operation:**

64 T: data  $\leftarrow$  GPR[rt] T+1: CPR[0,rd]  $\leftarrow$  data

#### **Exceptions:**

Coprocessor unusable exception (R4000 in 32-bit user mode R4000 in 32-bit supervisor mode)

### DMULT Doubleword Multiply DMULT

31 26	6 25	21	20	16	15	6	5	0
SPECIAL 0 0 0 0 0 0		rs	rt		0 00 0000 0000		DMULT 0 1 1 1 0 0	
6		5	5		10		6	

#### Format:

DMULT rs, rt

#### **Description:**

The contents of general registers *rs* and *rt* are multiplied, treating both operands as 2's complement values. No integer overflow exception occurs under any circumstances.

When the operation completes, the low-order word of the double result is loaded into special register *LO*, and the high-order word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of these instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by a minimum of two other instructions.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

#### **Operation:**

64 T–2:	LO ·	← undefined
	HI 4	← undefined
T–1:	LO ·	← undefined
	HI 4	← undefined
T:	t ·	← GPR[rs] * GPR[rt]
		$\leftarrow t_{630}$
		← t <sub>12764</sub>

#### **Exceptions:**

# DMULTU Doubleword Multiply DMULTU Unsigned DMULTU

31	26	25	21	20	16	15	6	5	0
	SPECIAL 0 0 0 0 0 0	1	rs	rt	t	00 0000	0000	DMULTU 0 1 1 1 0 1	
	6		5	į	5	10		6	

Format:

DMULTU rs, rt

#### **Description:**

The contents of general register *rs* and the contents of general register *rt* are multiplied, treating both operands as unsigned values. No overflow exception occurs under any circumstances.

When the operation completes, the low-order word of the double result is loaded into special register *LO*, and the high-order word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of these instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by a minimum of two instructions.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

#### **Operation:**

64	T–2:	$LO \leftarrow undefined$
		$HI \leftarrow undefined$
	T–1:	$LO \leftarrow undefined$
		$HI \leftarrow undefined$
	T:	$t \leftarrow (0 \parallel GPR[rs]) * (0 \parallel GPR[rt])$
		$LO \leftarrow t_{630}$
		HI ←t <sub>12764</sub>

#### **Exceptions:**

### **DSLL** Doubleword Shift Left Logical **DSLL**

3	31 26	25 21	20 16	15 11	10 6	5 0
	SPECIAL 0 0 0 0 0 0 0	00000	rt	rd	sa	DSLL 1 1 1 0 0 0
	6	5	5	5	5	6

#### Format:

DSLL rd, rt, sa

#### **Description:**

The contents of general register *rt* are shifted left by *sa* bits, inserting zeros into the low-order bits. The result is placed in register *rd*.

#### **Operation:**

#### **Exceptions:**

# DSLLV Doubleword Shift Left Logical Variable DSLLV

31	26	25	21	20	16	15		11	10	6	5	(	0
	ECIAL 0 0 0	rs			rt		rd		000	0	(	DSLLV 0 1 0 1 0 0	
·	6	5			5		5		5	5		6	_

#### Format:

DSLLV rd, rt, rs

#### **Description:**

The contents of general register *rt* are shifted left by the number of bits specified by the low-order six bits contained in general register *rs*, inserting zeros into the low-order bits. The result is placed in register *rd*.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

#### **Operation:**

64	T:	$s \leftarrow GPR[rs]_{50}$
		$GPR[rd] \leftarrow GPR[rt]_{(63-s)\dots 0} \parallel 0^s$

**Exceptions:** 

# DSLL32 Doubleword Shift Left Logical + 32 DSLL32

31	26	25	21	20	1	16	15		11	10		6	5	0
	PECIAL 0 0 0 0	00	0 0 0 0		rt			rd			sa			DSLL32 1 1 1 1 0 0
	6		5		5			5			5			6

#### Format:

DSLL32 rd, rt, sa

#### **Description:**

The contents of general register *rt* are shifted left by *32+sa* bits, inserting zeros into the low-order bits. The result is placed in register *rd*.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

#### **Operation:**

64	T:	s ← 1    sa
		$GPR[rd] \leftarrow GPR[rt]_{(63-s)\dots 0} \mid\mid 0^s$

#### **Exceptions:**

D	SRA	Sł		eword Arithmet	ic	DSRA			
31	26	25 21	20 16	15 11	10 6	5 0			
	SPECIAL 0 0 0 0 0 0	0 0 0 0 0 0	rt	rd	sa	DSRA 1 1 1 0 1 1			
	6	5	5	5	5	6			

#### Format:

DSRA rd, rt, sa

#### **Description:**

The contents of general register *rt* are shifted right by *sa* bits, sign-extending the high-order bits. The result is placed in register *rd*.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

#### **Operation:**

64	T:	s ← 0    sa
		$GPR[rd] \leftarrow (GPR[rt]_{63)}^{s}    GPR[rt]_{63s}$

#### **Exceptions:**

### DSRAV Doubleword Shift Right Arithmetic Variable DSRAV

31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL 0 0 0 0 0 0 0	rs	rt	rd	00000	DSRAV 0 1 0 1 1 1
6	5	5	5	5	6

#### Format:

DSRAV rd, rt, rs

#### **Description:**

The contents of general register *rt* are shifted right by the number of bits specified by the low-order six bits of general register *rs*, sign-extending the high-order bits. The result is placed in register *rd*.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

#### **Operation:**

64 T:  $s \leftarrow GPR[rs]_{5...0}$ GPR[rd]  $\leftarrow (GPR[rt]_{63})^{s} || GPR[rt]_{63...s}$ 

#### **Exceptions:**

### DSRA32 Doubleword Shift Right Arithmetic + 32 DSRA32

3	31 26	25 21	20 16	15 11	10 6	5 0
	SPECIAL 0 0 0 0 0 0 0	0 0 0 0 0 0	rt	rd	sa	DSRA32 1 1 1 1 1 1
6		5	5	5	5	6

#### Format:

DSRA32 rd, rt, sa

#### **Description**:

The contents of general register *rt* are shifted right by *32+sa* bits, sign-extending the high-order bits. The result is placed in register *rd*.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

#### **Operation:**

64 T: s ←1 || sa GPR[rd] ← (GPR[rt]<sub>63</sub>)<sup>s</sup> || GPR[rt] <sub>63...s</sub>

#### **Exceptions:**

DSRL				Doubleword Shift Right Logical							DSRL			
	31	26	25	21	20	16	15	1	1 10		6	5		0
	SPECIA 0 0 0 0 0		0 0	0 0 0 0	rt			rd		sa			DSRL 1010	)
	6			5	5			5		5			6	

#### Format:

DSRL rd, rt, sa

#### **Description:**

The contents of general register *rt* are shifted right by *sa* bits, inserting zeros into the high-order bits. The result is placed in register *rd*.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

#### **Operation:**

64 T: s ← 0 || sa GPR[rd] ← 0<sup>s</sup> || GPR[rt]<sub>63...s</sub>

#### **Exceptions:**

# DSRLV Doubleword Shift Right Logical Variable DSRLV

31	26	25	21	20	16	15	11	10	6	5		0
	PECIAL 0 0 0 0	rs		rt		rd		( 0 0 0	) ) 0 0		0 SRLV 0 1 1 0	
	6	5		5		5		5			6	

#### Format:

DSRLV rd, rt, rs

#### **Description:**

The contents of general register *rt* are shifted right by the number of bits specified by the low-order six bits of general register *rs*, inserting zeros into the high-order bits. The result is placed in register *rd*.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

#### **Operation:**

64	T:	$s \leftarrow GPR[rs]_{50}$
		$GPR[rd] \leftarrow 0^{s}    GPR[rt]_{63s}$

**Exceptions:** 

# DSRL32 Doubleword Shift Right Logical + 32 DSRL32

31 26	25 2 <sup>-</sup>	1 20 16	6 15 11	10 6	5 0
SPECIAL 0 0 0 0 0 0 0	00000	rt	rd	sa	DSRL32 1 1 1 1 1 0
6	5	5	5	5	6

### Format:

DSRL32 rd, rt, sa

### **Description:**

The contents of general register *rt* are shifted right by *32+sa* bits, inserting zeros into the high-order bits. The result is placed in register *rd*.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

### **Operation:**

64	T:	s ← 1    sa
		$GPR[rd] \leftarrow 0^{s}    GPR[rt]_{63s}$

### **Exceptions:**

Reserved instruction exception (R4000 in 32-bit mode)

### **DSUB** Doubleword Subtract

# DSUB

31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL 0 0 0 0 0 0 0	rs	rt	rd	00000	DSUB 1 0 1 1 1 0
6	5	5	5	5	6

### Format:

DSUB rd, rs, rt

### **Description:**

The contents of general register *rt* are subtracted from the contents of general register *rs* to form a result. The result is placed into general register *rd*.

The only difference between this instruction and the DSUBU instruction is that DSUBU never traps on overflow.

An integer overflow exception takes place if the carries out of bits 62 and 63 differ (2's complement overflow). The destination register *rd* is not modified when an integer overflow exception occurs.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

### **Operation:**

```
64 T: GPR[rd] \leftarrow GPR[rs] - GPR[rt]
```

### **Exceptions:**

Integer overflow exception Reserved instruction exception (R4000 in 32-bit mode)

# DSUBU Doubleword Subtract Unsigned DSUBU

31	26	25	21	20	16	15	1	1 1	0 6	5	0
	SPECIAL 0 0 0 0 0 0 0	rs		rt			rd		00000		DSUBU 1 0 1 1 1 1
-	6	5		5			5		5		6

### Format:

DSUBU rd, rs, rt

### **Description:**

The contents of general register *rt* are subtracted from the contents of general register *rs* to form a result. The result is placed into general register *rd*.

The only difference between this instruction and the DSUB instruction is that DSUBU never traps on overflow. No integer overflow exception occurs under any circumstances.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

### **Operation:**



### **Exceptions:**

Reserved instruction exception (R4000 in 32-bit mode)

Appendix A

### ERET ERET **Exception Return** 31 25 24 65 0 26 COP0 СО ERET 010000 011000 1 1 6 19 6

Format:

ERET

### **Description:**

ERET is the R4000 instruction for returning from an interrupt, exception, or error trap. Unlike a branch or jump instruction, ERET does not execute the next instruction.

ERET must not itself be placed in a branch delay slot.

If the processor is servicing an error trap ( $SR_2 = 1$ ), then load the PC from the *ErrorEPC* and clear the *ERL* bit of the *Status* register ( $SR_2$ ). Otherwise ( $SR_2 = 0$ ), load the PC from the *EPC*, and clear the *EXL* bit of the *Status* register ( $SR_1$ ).


An ERET executed between a LL and SC also causes the SC to fail.

**Operation:** 

```
\begin{array}{cccc} 32, 64 & \text{T:} & \text{if } \text{SR}_2 = 1 \text{ then} \\ & \text{PC} \leftarrow & \text{ErrorEPC} \\ & \text{SR} \leftarrow & \text{SR}_{31\ldots 3} \parallel 0 \parallel \text{SR}_{1\ldots 0} \\ & \text{else} \\ & \text{PC} \leftarrow & \text{EPC} \\ & \text{SR} \leftarrow & \text{SR}_{31\ldots 2} \parallel 0 \parallel \text{SR}_0 \\ & \text{endif} \\ & \text{LLbit} \leftarrow & 0 \end{array}
```

**Exceptions:** 

Coprocessor unusable exception



### Format:

J target

### **Description:**

The 26-bit target address is shifted left two bits and combined with the high-order bits of the address of the delay slot. The program unconditionally jumps to this calculated address with a delay of one instruction.

### **Operation:**

32	T: temp $\leftarrow$ target T+1: PC $\leftarrow$ PC <sub>3128</sub>    temp    0 <sup>2</sup>
64	T: temp $\leftarrow$ target T+1: PC $\leftarrow$ PC <sub>6328</sub>    temp    0 <sup>2</sup>

### **Exceptions:**

# JAL Jump And Link JAL 31 26 25 0 JAL 000011 1 0 6 26 26

### Format:

JAL target

### **Description:**

The 26-bit target address is shifted left two bits and combined with the high-order bits of the address of the delay slot. The program unconditionally jumps to this calculated address with a delay of one instruction. The address of the instruction after the delay slot is placed in the link register, *r31*.

### **Operation:**

T:	$temp \leftarrow target$
	GPR[31] ← PC + 8
T+1:	$PC \leftarrow PC_{31\dots 28} \parallel temp \parallel 0^2$
T:	temp $\leftarrow$ target GPR[31] $\leftarrow$ PC + 8
T+1:	$PC \leftarrow PC_{6328} \parallel temp \parallel 0^2$
	T+1: T:

### **Exceptions:**

# JALR Jump And Link Register JALR

31 26	25 2	21 20	16 15	11	10 6	5 0	
SPECIAL 0 0 0 0 0 0 0	rs	0000	0	rd	00000	JALR 0 0 1 0 0 1	
6	5	5	ŀ	5	5	6	

### Format:

JALR rs JALR rd, rs

### **Description:**

The program unconditionally jumps to the address contained in general register *rs*, with a delay of one instruction. The address of the instruction after the delay slot is placed in general register *rd*. The default value of *rd*, if omitted in the assembly language instruction, is 31.

Register specifiers *rs* and *rd* may not be equal, because such an instruction does not have the same effect when re-executed. However, an attempt to execute this instruction is *not* trapped, and the result of executing such an instruction is undefined.

Since instructions must be word-aligned, a **Jump and Link Register** instruction must specify a target register (*rs*) whose two low-order bits are zero. If these low-order bits are not zero, an address exception will occur when the jump target instruction is subsequently fetched.

### **Operation:**

32, 64	T:	temp $\leftarrow$ GPR [rs] GPR[rd] $\leftarrow$ PC + 8	
	T+1:	$PC \leftarrow temp$	

### **Exceptions:**

L	JR			J	ump Register		JR
	31	26	25	21	20	65	0
	SPECIAL 0 0 0 0 0 0 0		rs		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		JR 0 0 1 0 0 0
	6		5		15		6

### Format:

JR rs

### **Description:**

The program unconditionally jumps to the address contained in general register *rs*, with a delay of one instruction.

Since instructions must be word-aligned, a **Jump Register** instruction must specify a target register (*rs*) whose two low-order bits are zero. If these low-order bits are not zero, an address exception will occur when the jump target instruction is subsequently fetched.

### **Operation:**

32, 64	T:	$temp \gets GPR[rs]$
	T+1:	$PC \leftarrow temp$

### **Exceptions:**

LB		Load	Byte	LB
31 26	25 21	20 16	15	0
LB 1 0 0 0 0 0	base	rt	offset	
6	5	5	16	

### Format:

LB rt, offset(base)

### **Description:**

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the byte at the memory location specified by the effective address are sign-extended and loaded into general register *rt*.

### **Operation:**

32	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{16} \mid\mid offset_{150}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE\ -1} \ldots {}_3 \mid\mid (pAddr_{20} \ xor \ ReverseEndian^3) \\ mem \leftarrow LoadMemory \ (uncached, \ BYTE, \ pAddr, \ vAddr, \ DATA) \\ byte \leftarrow vAddr_{20} \ xor \ BigEndianCPU^3 \\ GPR[rt] \leftarrow (mem_{7+8^*byte})^{24} \mid\mid \ mem_{7+8^*byte8^*byte} \end{array}$
64	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{48} \mid\mid offset_{15\ldots0}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE\ -1} \ldots {}_3 \mid\mid (pAddr_{2\ldots0} \ xor \ ReverseEndian^3) \\ mem \leftarrow LoadMemory \ (uncached, \ BYTE, \ pAddr, \ vAddr, \ DATA) \\ byte \leftarrow vAddr_{2\ldots0} \ xor \ BigEndianCPU^3 \\ GPR[rt] \leftarrow (mem_{7+8^*byte})^{56} \mid\mid \ mem_{7+8^*byte\ldots8^*byte} \end{array}$

### **Exceptions:**

TLB refill exception TLB invalid exception Bus error exception Address error exception LBU

### Load Byte Unsigned

# LBU

31 26	25 21	20 16	15	0
LBU 1 0 0 1 0 0	base	rt	offset	
6	5	5	16	

### Format:

LBU rt, offset(base)

### **Description:**

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the byte at the memory location specified by the effective address are zero-extended and loaded into general register *rt*.

### **Operation:**

32	T:	$ \begin{array}{l} vAddr \leftarrow ((offset_{15})^{16} \mid\mid offset_{15\ldots 0}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-1\ldots 3} \mid\mid (pAddr_{2\ldots 0} \text{ xor ReverseEndian}^3) \\ mem \leftarrow LoadMemory (uncached, BYTE, pAddr, vAddr, DATA) \\ byte \leftarrow vAddr_{2\ldots 0} \operatorname{xor BigEndianCPU}^3 \\ GPR[rt] \leftarrow 0^{24} \mid\mid mem_{7+8^* \ byte\ldots 8^* \ byte} \end{array} $
64	Т:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{48} \parallel offset_{15\ldots 0}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE - 1\ldots 3} \parallel (pAddr_{2\ldots 0} \ xor \ ReverseEndian^3) \\ mem \leftarrow LoadMemory \ (uncached, \ BYTE, pAddr, vAddr, \ DATA) \\ byte \leftarrow vAddr_{2\ldots 0} \ xor \ BigEndianCPU^3 \\ GPR[rt] \leftarrow 0^{56} \parallel mem_{7+8^* \ byte\ldots 8^* \ byte} \end{array}$

### **Exceptions:**

TLB refill exception Bus error exception TLB invalid exception Address error exception

### LD Load Doubleword LD 31 26 25 21 20 16 15 0 offset LD base rt 110111 6 5 5 16

### Format:

LD rt, offset(base)

### **Description:**

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the 64-bit doubleword at the memory location specified by the effective address are loaded into general register *rt*.

If any of the three least-significant bits of the effective address are nonzero, an address error exception occurs.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

### **Operation:**

6	4	T:	vAddr $\leftarrow$ ((offset <sub>15</sub> ) <sup>48</sup>    offset <sub>150</sub> ) + GPR[base]
			(pAddr, uncached) $\leftarrow$ AddressTranslation (vAddr, DATA)
			$mem \leftarrow LoadMemory \text{ (uncached, DOUBLEWORD, pAddr, vAddr, DATA)}$
			$GPR[rt] \leftarrow mem$

### **Exceptions:**

TLB refill exception TLB invalid exception Bus error exception Address error exception Reserved instruction exception (R4000 in 32-bit user mode R4000 in 32-bit supervisor mode)

### LDCz Load Doubleword To Coprocessor

### **LDCz** 31 26 25 21 20 16 15 0 offset LDCz base rt 1101x x\* 5 5 6 16

### Format:

LDCz rt, offset(base)

### **Description:**

The 16-bit offset is sign-extended and added to the contents of general register base to form a virtual address. The processor reads a doubleword from the addressed memory location and makes the data available to coprocessor unit z. The manner in which each coprocessor uses the data is defined by the individual coprocessor specifications.

If any of the three least-significant bits of the effective address are nonzero, an address error exception takes place.

This instruction is not valid for use with CP0.

This instruction is undefined when the least-significant bit of the rt field is non-zero.

\*See the table "Opcode Bit Encoding" on next page, or "CPU Instruction Opcode Bit Encoding" at the end of Appendix A.


# LDCz Load Doubleword To Coprocessor LDCz (continued)

### **Operation:**

32	T:	vAddr ← ((offset <sub>15</sub> ) <sup>16</sup>    offset <sub>150</sub> ) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) mem ← LoadMemory (uncached, DOUBLEWORD, pAddr, vAddr, DATA) COPzLD (rt, mem)
64	T:	vAddr ← ((offset <sub>15</sub> ) <sup>48</sup>    offset <sub>150</sub> ) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) mem ← LoadMemory (uncached, DOUBLEWORD, pAddr, vAddr, DATA) COPzLD (rt, mem)

### **Exceptions**:

TLB refill exception TLB invalid exception Bus error exception Address error exception Coprocessor unusable exception



LDL

### Load Doubleword Left

# LDL

31	26	25	21	20	16	15 0
LDL 0 1 1 0	10	base	)	rt		offset
6		5		5	5	16

Format:


LDL rt, offset(base)

### **Description:**

This instruction can be used in combination with the LDR instruction to load a register with eight consecutive bytes from memory, when the bytes cross a doubleword boundary. LDL loads the left portion of the register with the appropriate part of the high-order doubleword; LDR loads the right portion of the register with the appropriate part of the low-order doubleword.

The LDL instruction adds its sign-extended 16-bit *offset* to the contents of general register *base* to form a virtual address which can specify an arbitrary byte. It reads bytes only from the doubleword in memory which contains the specified starting byte. From one to eight bytes will be loaded, depending on the starting byte specified.

Conceptually, it starts at the specified byte in memory and loads that byte into the high-order (left-most) byte of the register; then it loads bytes from memory into the register until it reaches the low-order byte of the doubleword in memory. The least-significant (right-most) byte(s) of the register will not be changed.



# LDL

### Load Doubleword Left (continued)



The contents of general register *rt* are internally bypassed within the processor so that no NOP is needed between an immediately preceding load instruction which specifies register *rt* and a following LDL (or LDR) instruction which also specifies register *rt*.

No address exceptions due to alignment are possible.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

### **Operation:**


64	T:	vAddr $\leftarrow$ ((offset <sub>15</sub> ) <sup>48</sup>    offset <sub>150</sub> ) + GPR[base]
		(pAddr, uncached) $\leftarrow$ AddressTranslation (vAddr, DATA)
		$pAddr \leftarrow pAddr_{PSIZE-13} \parallel (pAddr_{20} xor ReverseEndian^3)$
		if BigEndianMem = 0 then pAddr ←  pAddr <sub>PSIZE−13</sub>    0 <sup>3</sup>
		endif
		byte $\leftarrow \text{ vAddr}_{20}$ xor BigEndianCPU <sup>3</sup>
		mem $\leftarrow$ LoadMemory (uncached, byte, pAddr, vAddr, DATA)
		GPR[rt] ← mem <sub>7+8*byte0</sub>    GPR[rt] <sub>55–8*byte0</sub>

LDL

### Load Doubleword Left (continued)

# LDL

Given a doubleword in a register and a doubleword in memory, the operation of LDL is as follows:



	BigEndianCl	BigEndian	CPU =	1				
vAddr <sub>20</sub>	destination	type	off	set	destination	type	offset	
20		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	LEM	BEM		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	LEM	BEM
0	PBCDEFGH	0	0	7	IJKLMNOP	7	0	0
1	OPCDEFGH	1	0	6	ЈК Ц М М О Р Н	6	0	1
2	NOPDEFGH	2	0	5	K L M N O P G H	5	0	2
3	MNOPEFGP	3	0	4	LMNOPFGH	4	0	3
4	LMNOPFGH	4	0	3	MNOPEFGH	3	0	4
5	K L M N O P G H	5	0	2	NOPDEFGH	2	0	5
6	Ј К Ц М М О Р Н	6	0	1	OPCDEFGH	1	0	6
7	IJKLMNOP	7	0	0	PBCDEFGH	0	0	7

LEM Little-endian memory (BigEndianMer	n = 0)
BEM BigEndianMem = 1	
Type         AccessType (see Table 2-1) sent to me	mory
Offset pAddr <sub>20</sub> sent to memory	

### **Exceptions:**

TLB refill exception TLB invalid exception Bus error exception Address error exception Reserved instruction exception (R4000 in 32-bit mode)

# LDR

Load Doubleword Right

# LDR

31 26	25 21	20 16	15 0
LDR 0 1 1 0 1 1	base	rt	offset
6	5	5	16

Format:


LDR rt, offset(base)

### **Description:**

This instruction can be used in combination with the LDL instruction to load a register with eight consecutive bytes from memory, when the bytes cross a doubleword boundary. LDR loads the right portion of the register with the appropriate part of the low-order doubleword; LDL loads the left portion of the register with the appropriate part of the high-order doubleword.

The LDR instruction adds its sign-extended 16-bit *offset* to the contents of general register *base* to form a virtual address which can specify an arbitrary byte. It reads bytes only from the doubleword in memory which contains the specified starting byte. From one to eight bytes will be loaded, depending on the starting byte specified.

Conceptually, it starts at the specified byte in memory and loads that byte into the low-order (right-most) byte of the register; then it loads bytes from memory into the register until it reaches the high-order byte of the doubleword in memory. The most significant (left-most) byte(s) of the register will not be changed.



# LDR

### Load Doubleword Right (continued)

# LDR

The contents of general register *rt* are internally bypassed within the processor so that no NOP is needed between an immediately preceding load instruction which specifies register *rt* and a following LDR (or LDL) instruction which also specifies register *rt*.

No address exceptions due to alignment are possible.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

### **Operation:**


64	T:	vAddr ← ((offset <sub>15</sub> ) <sup>48</sup>    offset <sub>150</sub> ) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) pAddr ← pAddr <sub>PSIZE-13</sub>    (pAddr <sub>20</sub> xor ReverseEndian <sup>3</sup> )
		if BigEndianMem = 1 then pAddr ←   pAddr <sub>313</sub>    0 <sup>3</sup>
		endif byte ← vAddr <sub>2_0</sub> xor BigEndianCPU <sup>3</sup>
		mem $\leftarrow$ LoadMemory (uncached, byte, pAddr, vAddr, DATA)
		$GPR[rt] \leftarrow GPR[rt]_{63\dots 64\text{-}8^* byte} \parallel mem_{63\dots 8^* byte}$

LDR

### Load Doubleword Right (continued)

# LDR

Given a doubleword in a register and a doubleword in memory, the operation of LDR is as follows:



	BigEndianC	PU = 0			BigEndian	CPU =	1	
vAddr <sub>20</sub>	destination	type	off	set	destination	type	offset	
20		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	LEM	BEM		.,	LEM	BEM
0	IJKLMNOP	7	0	0	ABCDEFGI	0	7	0
1	AIJKLMNO	6	1	0	A B C D E F I J	1	6	0
2	A B I J K L M N	5	2	0	АВСДЕІЈК	2	5	0
3	АВСІЈКЬМ	4	3	0	ABCDIJKL	3	4	0
4	A B C D I J K L	3	4	0	ABCIJKLM	4	3	0
5	A B C D E I J K	2	5	0	ABIJKLMN	5	2	0
6	A B C D E F I J	1	6	0	AIJKLMNO	6	1	0
7	ABCDEFGI	0	7	0	ΙΙΚΙΜΝΟΡ	7	0	0

LEM	Little-endian memory (BigEndianMem = 0)
BEM	BigEndianMem = 1
Type	AccessType (see Table 2-1) sent to memory
Offset	pAddr <sub>20</sub> sent to memory

### **Exceptions:**

TLB refill exception TLB invalid exception Bus error exception Address error exception Reserved instruction exception (R4000 in 32-bit mode)

	╘┠	4			Lo	ad	Ha	lfword		LH
Γ	31	26	25	21	20		16	15		0
		LH 1 0 0 0 0 1	base			rt			offset	
		6	5			5			16	

### Format:

LH rt, offset(base)

### **Description:**

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the halfword at the memory location specified by the effective address are sign-extended and loaded into general register *rt*.

If the least-significant bit of the effective address is non-zero, an address error exception occurs.

### **Operation:**

32	T:	vAddr $\leftarrow$ ((offset <sub>15</sub> ) <sup>16</sup>    offset <sub>150</sub> ) + GPR[base]
		(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
		$pAddr \leftarrow pAddr_{PSIZE - 13} \parallel (pAddr_{20} xor (ReverseEndian \parallel 0))$
		$mem \leftarrow LoadMemory$ (uncached, HALFWORD, pAddr, vAddr, DATA)
		byte $\leftarrow$ vAddr <sub>20</sub> xor (BigEndianCPU <sup>2</sup>    0)
		$GPR[rt] \leftarrow (mem_{15+8^*byte})^{16}    mem_{15+8^*byte8^*}    byte_{15+8^*byte}    mem_{15+8^*byte8^*}    mem_{15+8^*}    mem_{15+8^$
64	T:	vAddr $\leftarrow$ ((offset <sub>15</sub> ) <sup>48</sup>    offset <sub>150</sub> ) + GPR[base]
		(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
		$pAddr \leftarrow pAddr_{PSIZE - 13}    (pAddr_{20} xor (ReverseEndian    0))$
		mem ← LoadMemory (uncached, HALFWORD, pAddr, vAddr, DATA)
		byte $\leftarrow$ vAddr <sub>20</sub> xor (BigEndianCPU <sup>2</sup>    0)
		$GPR[rt] \leftarrow (mem_{15+8*bvte})^{48}    mem_{15+8*bvte8*bvte}$

### **Exceptions:**

TLB refill exception TLB invalid exception Bus error exception Address error exception

# LHU Load Halfword Unsigned

# LHU

31 26	6 25 2	1 20 16	15	0
LHU 1 0 0 1 0 1	base	rt	offset	
6	5	5	16	

### Format:

LHU rt, offset(base)

### **Description:**

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the halfword at the memory location specified by the effective address are zero-extended and loaded into general register *rt*.

If the least-significant bit of the effective address is non-zero, an address error exception occurs.

### **Operation:**

32	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{16} \parallel offset_{15\ldots 0}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-1\ldots 3} \parallel (pAddr_{2\ldots 0} \ xor \ (ReverseEndian^2 \parallel 0)) \\ mem \leftarrow LoadMemory \ (uncached, \ HALFWORD, \ pAddr, \ vAddr, \ DATA) \\ byte \leftarrow vAddr_{2\ldots 0} \ xor \ (BigEndianCPU^2 \parallel 0) \\ GPR[rt] \leftarrow 0^{16} \parallel \ mem_{15+8^* byte\ldots 8^* byte} \end{array}$
64	T:	$ \begin{array}{l} vAddr \leftarrow ((offset_{15})^{48} \mid\mid offset_{15\ldots 0}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE - 1\ldots 3} \mid\mid (pAddr_{2\ldots 0} \operatorname{xor} (ReverseEndian^2 \mid\mid 0)) \\ mem \leftarrow LoadMemory (uncached, HALFWORD, pAddr, vAddr, DATA) \\ byte \leftarrow vAddr_{2\ldots 0} \operatorname{xor} (BigEndianCPU^2 \mid\mid 0) \\ GPR[rt] \leftarrow 0^{48} \mid\mid mem_{15+8^*byte\ldots 8^*byte} \end{array} $

### **Exceptions:**

TLB refill exception Bus Error exception TLB invalid exception Address error exception

L	_L				I	_oa	d L	.inked		LL
	31	26	25	21	20		16	15		0
	11	LL 0 0 0 0	base			rt			offset	
		6	5			5			16	

### Format:

LL rt, offset(base)

### **Description:**

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the word at the memory location specified by the effective address are loaded into general register *rt*. In 64-bit mode, the loaded word is sign-extended.

The processor begins checking the accessed word for modification by other processor and devices.

Load Linked and Store Conditional can be used to atomically update memory locations as shown:

L1:		
LL	. T	1, (T0)
AI	DD T	2, T1, 1
S	C T	2, (T0)
B	EQ T	2, 0, L1
N	ЭР	

This atomically increments the word addressed by T0. Changing the ADD to an OR changes this to an atomic bit set. This instruction is available in User mode, and it is not necessary for CP0 to be enabled.

The operation of LL is undefined if the addressed location is uncached and, for synchronization between multiple processors, the operation of LL is undefined if the addressed location is noncoherent. A cache miss that occurs between LL and SC may cause SC to fail, so no load or store operation should occur between LL and SC, otherwise the SC may never be successful. Exceptions also cause SC to fail, so persistent exceptions must be avoided. If either of the two least-significant bits of the effective address are non-zero, an address error exception takes place.

# LL

# Load Linked (continued)

# LL

### **Operation:**

3	2	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{16} \mid\mid offset_{15\ldots 0}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-13} \mid\mid (pAddr_{2\ldots 0} \text{ xor} (ReverseEndian \mid\mid 0^2)) \\ mem \leftarrow LoadMemory (uncached, WORD, pAddr, vAddr, DATA) \\ byte \leftarrow vAddr_{2\ldots 0} \text{ xor} (BigEndianCPU \mid\mid 0^2) \\ GPR[rt] \leftarrow mem_{31+8^*byte8^*byte} \\ LLbit \leftarrow 1 \end{array}$
64	4	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{48} \mid\mid offset_{15\ldots0}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-13} \mid\mid (pAddr_{2\ldots0} \; xor \; (ReverseEndian \mid\mid 0^2)) \\ mem \leftarrow LoadMemory \; (uncached, \; WORD, \; pAddr, \; vAddr, \; DATA) \\ byte \leftarrow vAddr_{2\ldots0} \; xor \; (BigEndianCPU \mid\mid 0^2) \\ \\ GPR[rt] \leftarrow (mem_{31+8^*byte})^{32} \mid\mid mem_{31+8^*byte8^*byte} \\ LLbit \; \leftarrow 1 \end{array}$

### **Exceptions:**

TLB refill exception TLB invalid exception Bus error exception Address error exception

L	LD.	Loa	d Linked	Doubleword	LLD
Γ	31 26	25 21	20 16	15	0
	LLD 1 1 0 1 0 0	base	rt	offset	
	6	5	5	16	

### Format:

LLD rt, offset(base)

### **Description:**

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the doubleword at the memory location specified by the effective address are loaded into general register *rt*.

The processor begins checking the accessed word for modification by other processor and devices.

Load Linked Doubleword and Store Conditional Doubleword can be used to atomically update memory locations:

L1:	
LLD	T1, (T0)
ADD	T2, T1, 1
SCD	T2, (T0)
BEQ	T2, 0, L1
NOP	

This atomically increments the word addressed by T0. Changing the ADD to an OR changes this to an atomic bit set.

# LLD

### Load Linked Doubleword (continued)



The operation of LLD is undefined if the addressed location is uncached and, for synchronization between multiple processors, the operation of LLD is undefined if the addressed location is noncoherent. A cache miss that occurs between LLD and SCD may cause SCD to fail, so no load or store operation should occur between LLD and SCD, otherwise the SCD may never be successful. Exceptions also cause SCD to fail, so persistent exceptions must be avoided.

This instruction is available in User mode, and it is not necessary for CP0 to be enabled.

If any of the three least-significant bits of the effective address are nonzero, an address error exception takes place.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

### **Operation:**

64	T:	vAddr $\leftarrow$ ((offset <sub>15</sub> ) <sup>48</sup>    offset <sub>150</sub> ) + GPR[base]
		(pAddr, uncached) $\leftarrow$ AddressTranslation (vAddr, DATA)
		mem ← LoadMemory (uncached, DOUBLEWORD, pAddr, vAddr, DATA)
		GPR[rt] ← mem
		LLbit ← 1
	64	64 T:

### **Exceptions:**

TLB refill exception TLB invalid exception Bus error exception Address error exception Reserved instruction exception (R4000 in 32-bit mode)

# LUI Load Upper Immediate

# LUI

31 26	25 21	20 16	15	0
LUI 0 0 1 1 1 1	00000	rt	immediate	
6	5	5	16	

### Format:

LUI rt, immediate

### **Description:**

The 16-bit *immediate* is shifted left 16 bits and concatenated to 16 bits of zeros. The result is placed into general register *rt*. In 64-bit mode, the loaded word is sign-extended.

### **Operation:**

32 T: GPR[rt]  $\leftarrow$  immediate || 0<sup>16</sup> 64 T: GPR[rt]  $\leftarrow$  (immediate<sub>15</sub>)<sup>32</sup> || immediate || 0<sup>16</sup>

### **Exceptions:**

### LW Load Word LW 31 26 25 21 20 16 15 0 LW 1 0 0 0 1 1 offset base rt 6 5 5 16

### Format:

LW rt, offset(base)

### **Description:**

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the word at the memory location specified by the effective address are loaded into general register *rt*. In 64-bit mode, the loaded word is sign-extended. If either of the two least-significant bits of the effective address is non-zero, an address error exception occurs.

### **Operation:**

32	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{16} \mid\mid offset_{15\ldots 0}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-13} \mid\mid (pAddr_{2\ldots 0} \; xor \; (ReverseEndian \mid\mid 0^2)) \\ mem \leftarrow LoadMemory \; (uncached, \; WORD, \; pAddr, \; vAddr, \; DATA) \\ byte \leftarrow vAddr_{2\ldots 0} \; xor \; (BigEndianCPU \mid\mid 0^2) \\ GPR[rt] \leftarrow mem_{31+8^*byte8^*byte} \end{array}$
64	T:	$ \begin{array}{l} vAddr \leftarrow ((offset_{15})^{48} \mid\mid offset_{150}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-13} \mid\mid (pAddr_{20} \; xor \; (ReverseEndian \mid\mid 0^2)) \\ mem \leftarrow LoadMemory \; (uncached, \; WORD, \; pAddr, \; vAddr, \; DATA) \\ byte \leftarrow vAddr_{20} \; xor \; (BigEndianCPU \mid\mid 0^2) \\ \end{array} $
		$GPR[rt] \leftarrow (mem_{31+8^*byte})^{32}    mem_{31+8^*byte8^*byte}$

TLB refill exception Bus error exception TLB invalid exception Address error exception

# **LWCz** Load Word To Coprocessor

# LWCz

31 26	25 21	20 16	15	0
LWCz 1 1 0 0 x x*	base	rt	offset	
6	5	5	16	

### Format:

LWCz rt, offset(base)

### **Description:**

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The processor reads a word from the addressed memory location, and makes the data available to coprocessor unit *z*.

The manner in which each coprocessor uses the data is defined by the individual coprocessor specifications.

If either of the two least-significant bits of the effective address is non-zero, an address error exception occurs.

This instruction is not valid for use with CP0.

\*See the table "Opcode Bit Encoding" on next page, or "CPU Instruction Opcode Bit Encoding" at the end of Appendix A.


LWCz

### LWCz Load Word To Coprocessor (continued)

# Operation:32T: $vAddr \leftarrow ((offset_{15})^{16} || offset_{15...0}) + GPR[base] (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) pAddr \leftarrow pAddr_{PSIZE-1...3} || (pAddr_{2...0} xor (ReverseEndian || 0<sup>2</sup>)) mem \leftarrow LoadMemory (uncached, WORD, pAddr, vAddr, DATA) byte \leftarrow vAddr_{2...0} xor (BigEndianCPU || 0<sup>2</sup>) COPzLW (byte, rt, mem)64T:<math>vAddr \leftarrow ((offset_{15})^{48} || offset_{15...0}) + GPR[base] (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) pAddr \leftarrow pAddr_{PSIZE-1...3} || (pAddr_{2...0} xor (ReverseEndian || 0<sup>2</sup>)) mem \leftarrow LoadMemory (uncached, WORD, pAddr, vAddr, DATA) pAddr \leftarrow pAddr_{PSIZE-1...3} || (pAddr_{2...0} xor (ReverseEndian || 0<sup>2</sup>)) mem \leftarrow LoadMemory (uncached, WORD, pAddr, vAddr, DATA) byte \leftarrow vAddr_{2...0} xor (BigEndianCPU || 0<sup>2</sup>) COPzLW (byte, rt, mem)$

### **Exceptions:**

TLB refill exception	TLB invalid exception				
Bus error exception	Address error exception				
Coprocessor unusable exception					



### LWL LWL Load Word Left 31 26 25 21 20 16 15 0 offset LWL base rt 100010 6 5 5 16

### Format:


LWL rt, offset(base)

### **Description:**

This instruction can be used in combination with the LWR instruction to load a register with four consecutive bytes from memory, when the bytes cross a word boundary. LWL loads the left portion of the register with the appropriate part of the high-order word; LWR loads the right portion of the register with the appropriate part of the low-order word.

The LWL instruction adds its sign-extended 16-bit *offset* to the contents of general register *base* to form a virtual address which can specify an arbitrary byte. It reads bytes only from the word in memory which contains the specified starting byte. From one to four bytes will be loaded, depending on the starting byte specified. In 64-bit mode, the loaded word is sign-extended.

Conceptually, it starts at the specified byte in memory and loads that byte into the high-order (left-most) byte of the register; then it loads bytes from memory into the register until it reaches the low-order byte of the word in memory. The least-significant (right-most) byte(s) of the register will not be changed.



# LWL

### Load Word Left (continued)

# LWL

The contents of general register *rt* are internally bypassed within the processor so that no NOP is needed between an immediately preceding load instruction which specifies register *rt* and a following LWL (or LWR) instruction which also specifies register *rt*. No address exceptions due to alignment are possible.

### **Operation:**


32	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{16} \parallel offset_{15\ldots 0}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-13} \parallel (pAddr_{2\ldots 0} \ xor \ ReverseEndian^3) \\ if \ BigEndianMem = 0 \ then \\ pAddr \leftarrow \ pAddr_{PSIZE-12} \parallel 0^2 \\ endif \\ byte \leftarrow vAddr_{1\ldots 0} \ xor \ BigEndianCPU^2 \\ word \leftarrow vAddr_2 \ xor \ BigEndianCPU \\ mem \leftarrow LoadMemory \ (uncached, 0 \parallel byte, pAddr, vAddr, DATA) \end{array}$
		temp ← mem <sub>32*word+8*byte+732*word</sub>    GPR[rt] <sub>23-8*byte0</sub> GPR[rt] ← temp
64	T:	$ \begin{array}{l} vAddr \leftarrow ((offset_{15})^{48} \parallel offset_{15\ldots0}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-1\ldots3} \parallel (pAddr_{2\ldots0} \ xor \ ReverseEndian^3) \\ if \ BigEndianMem = 0 \ then \\ \qquad pAddr \leftarrow pAddr_{PSIZE-1\ldots2} \parallel 0^2 \\ endif \\ byte \leftarrow vAddr_{1\ldots0} \ xor \ BigEndianCPU^2 \\ word \leftarrow vAddr_2 \ xor \ BigEndianCPU^2 \\ word \leftarrow uAddr_2 \ xor \ BigEndianCPU \\ mem \leftarrow LoadMemory \ (uncached, 0 \parallel byte, pAdr, \ vAdr, \ DATA) \\ u =$
		temp $\leftarrow$ mem <sub>32*word+8*byte+732*word</sub>    GPR[rt] <sub>23-8*byte0</sub> GPR[rt] $\leftarrow$ (temp <sub>31</sub> ) <sup>32</sup>    temp

LWL

### Load Word Left (continued)

# LWL

Given a doubleword in a register and a doubleword in memory, the operation of LWL is as follows:



		BigEndianCPU = 0							BigEndianCPU = 1												
vAddr <sub>20</sub>	destination				type	off	offset		destination					type	offset						
20					, ypc	LEM	BEM			type	LEM	BEM									
0	S	S	S	S	Ρ	F	GΗ	0	0	7	S	S	S	S	I	J	κ	L	3	4	0
1	s	S	S	S	0	Ρ	GΗ	1	0	6	s	S	S	S	J	Κ	L	Н	2	4	1
2	s	S	S	S	Ν	0	ΡН	2	0	5	s	S	S	S	Κ	L	G	Н	1	4	2
3	S	S	S	S	Μ	Ν	ΟP	3	0	4	S	S	S	S	L	F	G	н	0	4	3
4	S	S	S	S	L	F	GΗ	0	4	3	S	S	S	S	Μ	Ν	0	P	3	0	4
5	S	S	S	S	Κ	L	GΗ	1	4	2	S	S	S	S	Ν	0	Ρ	н	2	0	5
6	s	S	S	S	J	Κ	LΗ	2	4	1	s	S	S	S	0	Ρ	G	Н	1	0	6
7	S	S	S	S	I	J	ΚL	3	4	0	S	S	S	S	Ρ	F	G	Н	0	0	7

LEM	Little-endian memory (BigEndianMem $= 0$ )
BEM	BigEndianMem = 1
Type	AccessType (see Table 2-1) sent to memory
Offset	pAddr <sub>20</sub> sent to memory
S	sign-extend of destination <sub>31</sub>

### **Exceptions:**

TLB refill exception TLB invalid exception Bus error exception Address error exception

# LWR

Load Word Right

# LWR

31 26	25 21	20 16	15 0
LWR 1 0 0 1 1 0	base	rt	offset
6	5	5	16

### Format:


LWR rt, offset(base)

### **Description:**

This instruction can be used in combination with the LWL instruction to load a register with four consecutive bytes from memory, when the bytes cross a word boundary. LWR loads the right portion of the register with the appropriate part of the low-order word; LWL loads the left portion of the register with the appropriate part of the high-order word.

The LWR instruction adds its sign-extended 16-bit *offset* to the contents of general register *base* to form a virtual address which can specify an arbitrary byte. It reads bytes only from the word in memory which contains the specified starting byte. From one to four bytes will be loaded, depending on the starting byte specified. In 64-bit mode, if bit 31 of the destination register is loaded, then the loaded word is sign-extended.

Conceptually, it starts at the specified byte in memory and loads that byte into the low-order (right-most) byte of the register; then it loads bytes from memory into the register until it reaches the high-order byte of the word in memory. The most significant (left-most) byte(s) of the register will not be changed.



# LWR

### Load Word Right (continued)

# LWR

The contents of general register *rt* are internally bypassed within the processor so that no NOP is needed between an immediately preceding load instruction which specifies register *rt* and a following LWR (or LWL) instruction which also specifies register *rt*. No address exceptions due to alignment are possible.

### **Operation:**


32	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{16} \parallel offset_{15\ldots 0}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-13} \parallel (pAddr_{2\ldots 0} \ xor \ ReverseEndian^3) \\ if \ BigEndianMem = 1 \ then \\ \qquad pAddr \leftarrow \ pAddr_{PSIZE-313} \parallel 0^3 \\ endif \\ byte \leftarrow vAddr_{1\ldots 0} \ xor \ BigEndianCPU^2 \\ word \leftarrow vAddr_2 \ xor \ BigEndianCPU \\ mem \leftarrow LoadMemory \ (uncached, 0 \parallel byte, pAddr, vAddr, DATA) \\ temp \leftarrow \ GPR[rt]_{31\ldots 32\text{-}8\text{+}byte} \parallel mem_{31+32\text{+}word\ldots 32\text{+}word+8\text{+}byte} \\ \\ GPR[rt] \leftarrow temp \end{array}$
64	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{48} \parallel offset_{15\ldots 0}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-1\ldots 3} \parallel (pAddr_{2\ldots 0} \ xor \ ReverseEndian^3) \\ if \ BigEndianMem = 1 \ then \\ \qquad pAddr \leftarrow \ pAddr_{PSIZE-31\ldots 3} \parallel 0^3 \\ endif \\ byte \leftarrow vAddr_{1\ldots 0} \ xor \ BigEndianCPU^2 \\ word \leftarrow vAddr_2 \ xor \ BigEndianCPU \\ mem \leftarrow LoadMemory \ (uncached, 0 \parallel byte, pAddr, vAddr, DATA) \\ temp \leftarrow \ GPR[rt]_{31\ldots 32 \cdot 8^* byte} \parallel mem_{31+32^* word\ldots 32^* word + 8^* byte} \\ \\ GPR[rt] \leftarrow (temp_{31})^{32} \parallel temp \end{array}$

# LWR

# Load Word Right (continued)

# **LWR**

Given a word in a register and a word in memory, the operation of LWR is as follows:



	BigEndianCl	PU = 0		BigEndianCPU = 1						
vAddr <sub>20</sub>	dra destination		type offset		destination	type	offset			
20		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	LEM BEM			, jpo	LEM	BEM		
0	SSSSMNOP	0	0	4	XXXXEFGI	0	7	0		
1	ΧΧΧΧΕΜΝΟ	1	1	4	XXXXEFI J	1	6	0		
2	XXXXEFMN	2	2	4	ХХХХЕІЈК	2	5	0		
3	XXXXEFGM	3	3	4	SSSSIJKL	3	4	0		
4	S S S S I J K L	0	4	0	XXXXEFGM	0	3	4		
5	ХХХХЕІЈК	1	5	0	ХХХХЕҒММ	1	2	4		
6	X X X X E F I J	2	6	0	ХХХХЕММО	2	1	4		
7	XXXXEFGI	3	7	0	SSSSMNOP	3	0	4		

LEM	Little-endian memory (BigEndianMem = 0)
BEM	BigEndianMem = 1
Type	AccessType (see Table 2-1) sent to memory
Offset	pAddr <sub>20</sub> sent to memory
S	sign-extend of destination <sub>31</sub>
X	either unchanged or sign-extend of destination $_{31}$

### **Exceptions:**

TLB refill exception TLB invalid exception Bus error exception Address error exception Appendix A

_WU	Lo	oad Word	l Unsigned	LWU
31 26	25 21	20 16	15	0
LWU 1 0 0 1 1 1	base	rt	offset	
6	5	5	16	

### Format:

LWU rt, offset(base)

### **Description:**

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the word at the memory location specified by the effective address are loaded into general register *rt*. The loaded word is zero-extended.

If either of the two least-significant bits of the effective address is non-zero, an address error exception occurs.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

### **Operation:**

64	T:	vAddr $\leftarrow$ ((offset <sub>15</sub> ) <sup>48</sup>    offset <sub>150</sub> ) + GPR[base]
		$(pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA)$
		$pAddr \leftarrow pAddr_{PSIZE-13} \parallel (pAddr_{20} \text{ xor } (ReverseEndian \parallel 0^2))$
		$mem \leftarrow LoadMemory$ (uncached, WORD, pAddr, vAddr, DATA)
		byte $\leftarrow$ vAddr <sub>20</sub> xor (BigEndianCPU    $0^2$ )
		$GPR[rt] \leftarrow 0^{32} \parallel mem_{31+8*byte8*byte}$

### **Exceptions:**

TLB refill exception TLB invalid exception Bus error exception Address error exception Reserved instruction exception (R4000 in 32-bit mode)

**MFC0** 

### Move From System Control Coprocessor

31	26	25 21	20 16	15 11	10 0
	COP0 0 1 0 0 0 0	MF 00000	rt	rd	000000000000000
	6	5	5	5	11

### Format:

MFC0 rt, rd

### **Description**:

The contents of coprocessor register *rd* of the CP0 are loaded into general register *rt*.

### **Operation:**

32	T:	data $\leftarrow CPR[0,rd]$
	T+1:	$GPR[rt] \leftarrow data$
64		data $\leftarrow \text{CPR[0,rd]}$ GPR[rt] $\leftarrow (\text{data}_{31})^{32}    \text{data}_{310}$

### **Exceptions:**

Coprocessor unusable exception

### MFCz Move From Coprocessor

### **MFCz**

31	26	25 2 <sup>-</sup>	1 20 16	15 11	1 10	0
0	COPz 1 0 0 x x*	MF 0 0 0 0 0	rt	rd	0 000 0000 0000	
	6	5	5	5	11	

### Format:

MFCz rt, rd

### **Description:**

The contents of coprocessor register *rd* of coprocessor *z* are loaded into general register *rt*.

### **Operation:**

32	T:	data $\leftarrow$ CPR[z,rd]
	T+1:	$GPR[rt] \leftarrow data$
64	T:	if $rd_0 = 0$ then
		$data \leftarrow CPR[z, rd_{41} \parallel 0]_{310}$
		else
		$data \leftarrow CPR[z, rd_{41} \parallel 0]_{6332}$
		endif
	T+1:	$GPR[rt] \leftarrow (data_{31})^{32} \parallel data$

### **Exceptions:**

Coprocessor unusable exception

\*See the table "Opcode Bit Encoding" on next page, or "CPU Instruction Opcode Bit Encoding" at the end of Appendix A.

# MFCz Move From Coprocessor (continued) MFCz

MFCz <sup>B</sup>	it #31	30	29	28	27	26	25	24	23	22	21	
MFC	0	1	0	0	0	0	0	0	0	0	0	
В	it #31	30	29	28	27	26	25	24	23	22	21	
MFC	0	1	0	0	0	1	0	0	0	0	0	
В	t #31	30	29	28	27	26	25	24	23	22	21	
MFC2	0	1	0	0	1	0	0	0	0	0	0	
					$\square$							,
		Opc	ode		ľ		Copr	ocess	sor Su	lpobe	ration	
			C	Copro	cesso	r Unit I	Num	ber				

M	FHI		Мо	ve F	rom HI			MF	FHI
31	26	25	16	15	11	10	6	5	0
	SPECIAL 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0000		rd	0 0 0 0 0 0		MFH 0 1 0 0	
	6	10			5	5	I	6	

#### Format:

MFHI rd

### **Description:**

The contents of special register HI are loaded into general register rd.

To ensure proper operation in the event of interruptions, the two instructions which follow a MFHI instruction may not be any of the instructions which modify the *HI* register: MULT, MULTU, DIV, DIVU, MTHI, DMULT, DMULTU, DDIV, DDIVU.

### **Operation:**

32, 64 T:  $GPR[rd] \leftarrow HI$ 

### **Exceptions:**

# MFLO Move From Lo MFLO

31 26	25 16	15 11	1 10 6	5 0
SPECIAL 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	rd	00000	MFLO 0 1 0 0 1 0
6	10	5	5	6

#### Format:

MFLO rd

### **Description:**

The contents of special register LO are loaded into general register rd.

To ensure proper operation in the event of interruptions, the two instructions which follow a MFLO instruction may not be any of the instructions which modify the *LO* register: MULT, MULTU, DIV, DIVU, MTLO, DMULT, DMULTU, DDIV, DDIVU.

### **Operation:**

32, 64 T:  $GPR[rd] \leftarrow LO$ 

### **Exceptions:**

### Move To System Control Coprocessor

31	26	25	21	20	16	15	11	10			0
COP0 0 1 0 0 0		MT 0 0 1 0	0	r	t	rd		000	0 0 0 0 0	0 0 00	
6		5			5	5		1	11		

#### Format:

MTC0 rt, rd

### **Description:**

The contents of general register *rt* are loaded into coprocessor register *rd* of CP0.

Because the state of the virtual address translation system may be altered by this instruction, the operation of load instructions, store instructions, and TLB operations immediately prior to and after this instruction are undefined.


### **Operation:**

32, 64 T: data $\leftarrow$ GPR[rt] T+1: CPR[0,rd] $\leftarrow$ data	
---	--

### **Exceptions:**

Coprocessor unusable exception

**MTC0** 



### Format:

I

MTCz rt, rd

### **Description:**


The contents of general register *rt* are loaded into coprocessor register *rd* of coprocessor *z*.

### **Operation:**

32	T: data ← GPR[rt] T+1: CPR[z,rd] ← data
64	T: data ← GPR[rt] <sub>310</sub> T+1: if $rd_0 = 0$ CPR[z, $rd_{41} \parallel 0$ ] ← CPR[z, $rd_{41} \parallel 0$ ] <sub>6332</sub>    data else CPR[z, $rd_{41} \parallel 0$ ] ← data    CPR[z, $rd_{41} \parallel 0$ ] <sub>310</sub> endif

### **Exceptions:**

Coprocessor unusable exception



#### **MTHI MTHI Move To HI** 31 26 25 21 20 65 0 SPECIAL MTHI rs

5

Format:	

000000

6

MTHI rs

### **Description:**

The contents of general register rs are loaded into special register HI.

15

If a MTHI operation is executed following a MULT, MULTU, DIV, or DIVU instruction, but before any MFLO, MFHI, MTLO, or MTHI instructions, the contents of special register *LO* are undefined.

### **Operation:**

32,64	T–2: HI $\leftarrow$ undefined
	T–1: HI $\leftarrow$ undefined
	T: $HI \leftarrow GPR[rs]$

**Exceptions:** 

None

010001

6

### MTLO Move To LO MTLO

31	26	25	21	20 6	65	0
SPECIAL 0 0 0 0 0 0		rs		000000000000000000000000000000000000000	MTLO 0 1 0 0 1 1	
6		5		15	6	_

### Format:

MTLO rs

### **Description:**

The contents of general register *rs* are loaded into special register *LO*.

If a MTLO operation is executed following a MULT, MULTU, DIV, or DIVU instruction, but before any MFLO, MFHI, MTLO, or MTHI instructions, the contents of special register *HI* are undefined.

### **Operation:**

32,64	T-2: LO $\leftarrow$ undefined
	T-1: LO $\leftarrow$ undefined
	$T:  LO \leftarrow GPR[rs]$

### **Exceptions:**

MULT		Mult	MULT	
31 26	25 2	20 16	15 6	5 0
SPECIAL 0 0 0 0 0 0 0	rs	rt	0 00 0000 0000	MULT 0 1 1 0 0 0
6	5	5	10	6

#### Format:

MULT rs, rt

#### **Description:**

The contents of general registers *rs* and *rt* are multiplied, treating both operands as 32-bit 2's complement values. No integer overflow exception occurs under any circumstances. In 64-bit mode, the operands must be valid 32-bit, sign-extended values.

When the operation completes, the low-order word of the double result is loaded into special register *LO*, and the high-order word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of these instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by a minimum of two other instructions.

# MULT Multiply (continued) MULT

### **Operation:**

32	T–2: LO HI T–1: LO HI T: t LO H I	$\begin{array}{l} \leftarrow \text{ undefined} \\ \leftarrow \text{ undefined} \\ \leftarrow \text{ undefined} \\ \leftarrow \text{ undefined} \\ \leftarrow \text{ GPR[rs] * GPR[rt]} \\ \leftarrow t_{310} \\ \leftarrow t_{6332} \end{array}$
64	T–2: LO HI T–1: LO HI T: t LO HI	$ \begin{array}{l} \leftarrow \text{ undefined} \\ \leftarrow \text{ undefined} \\ \leftarrow \text{ undefined} \\ \leftarrow \text{ undefined} \\ \leftarrow \text{ GPR[rs]}_{310} * \text{ GPR[rt]}_{310} \\ \leftarrow (t_{31})^{32} \parallel t_{310} \\ \leftarrow (t_{63})^{32} \parallel t_{6332} \end{array} $

### **Exceptions:**

### MULTU Multiply Unsigned

## MULTU

31 26	25 21	20 16	15 6	5 0
SPECIAL 0 0 0 0 0 0 0	rs	rt	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	MULTU 0 1 1 0 0 1
6	5	5	10	6

Format:

MULTU rs, rt

### **Description:**

The contents of general register *rs* and the contents of general register *rt* are multiplied, treating both operands as unsigned values. No overflow exception occurs under any circumstances. In 64-bit mode, the operands must be valid 32-bit, sign-extended values.

When the operation completes, the low-order word of the double result is loaded into special register *LO*, and the high-order word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of these instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by a minimum of two instructions.

# MULTU Multiply Unsigned (continued) MULTU

### **Operation:**

32	T-2: T-1: T: T-2: T-1: T:	HI LO HI t LO HI LO HI	$\begin{array}{l} \leftarrow \text{ undefined} \\ \leftarrow \text{ undefined} \\ \leftarrow \text{ undefined} \\ \leftarrow \text{ undefined} \\ \leftarrow (0 \mid\mid \text{GPR[rs]}) * (0 \mid\mid \text{GPR[rt]}) \\ \leftarrow t_{31\dots0} \\ \leftarrow t_{63\dots32} \\ \leftarrow \text{ undefined} \\ \leftarrow \text{ undefined} \\ \leftarrow \text{ undefined} \\ \leftarrow \text{ undefined} \\ \leftarrow (0 \mid\mid \text{GPR[rs]}_{31\dots0}) * (0 \mid\mid \text{GPR[rt]}_{31\dots0}) \\ \leftarrow (t_{31})^{32} \mid\mid t_{31\dots0} \\ \leftarrow (t_{63})^{32} \mid\mid t_{63\dots32} \end{array}$

### **Exceptions:**

N	IOR		N	or		NOR
	31 26	25 21	20 16	15 1	1 10 6	5 0
	SPECIAL 0 0 0 0 0 0 0	rs	rt	rd	00000	NOR 1 0 0 1 1 1
	6	5	5	5	5	6

### Format:

NOR rd, rs, rt

### **Description:**

The contents of general register *rs* are combined with the contents of general register *rt* in a bit-wise logical NOR operation. The result is placed into general register *rd*.

### **Operation:**

32, 64	T:	$GPR[rd] \gets GPR[rs] \text{ nor } GPR[rt]$	
--------	----	--	--

### **Exceptions:**

(	DR		C	Dr		OR
	31 26	25 2	1 20 16	6 15 <sup>-</sup>	11 10 6	5 0
	SPECIAL 0 0 0 0 0 0 0	rs	rt	rd	00000	OR 1 0 0 1 0 1
	6	5	5	5	5	6

### Format:

OR rd, rs, rt

### **Description:**

The contents of general register *rs* are combined with the contents of general register *rt* in a bit-wise logical OR operation. The result is placed into general register *rd*.

### **Operation:**

32, 64	T:	$GPR[rd] \gets GPR[rs] \text{ or } GPR[rt]$	
--------	----	---	--

### **Exceptions:**

#### ORI ORI **Or Immediate** 31 26 25 21 20 16 15 0 ORI 0 0 1 1 0 1 immediate rt rs 6 5 5 16

### Format:

ORI rt, rs, immediate

### **Description:**

The 16-bit *immediate* is zero-extended and combined with the contents of general register *rs* in a bit-wise logical OR operation. The result is placed into general register *rt*.

### **Operation:**

32	T:	$GPR[rt] \leftarrow GPR[rs]_{3116} \parallel (immediate or GPR[rs]_{150})$
64	T:	$GPR[rt] \leftarrow GPR[rs]_{6316} \parallel (immediate or GPR[rs]_{150})$

### **Exceptions:**

SB		Store	Byte	SB
31 26	25 21	20 16	15	0
SB 1 0 1 0 0 0	base	rt	offset	
6	5	5	16	

### Format:

SB rt, offset(base)

### **Description:**

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The least-significant byte of register *rt* is stored at the effective address.

### **Operation:**

;	32	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{16} ~    ~ offset_{150}) ~ + ~ GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-13} ~    ~ (pAddr_{20} ~ xor ~ ReverseEndian^3) \\ byte \leftarrow vAddr_{20} ~ xor ~ BigEndianCPU^3 \\ data \leftarrow ~ GPR[rt]_{63-8^*byte0} ~    ~ 0^{8^*byte} \\ StoreMemory ~ (uncached, BYTE, ~ data, ~ pAddr, ~ vAddr, ~ DATA) \end{array}$
	64	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{48} ~    ~ offset_{150}) ~ + ~ GPR[base] \\ (pAddr, ~ uncached) \leftarrow ~ AddressTranslation ~ (vAddr, ~ DATA) \\ pAddr \leftarrow ~ pAddr_{PSIZE-13} ~    ~ (pAddr_{20} ~ xor ~ ReverseEndian^3) \\ byte \leftarrow ~ vAddr_{20} ~ ~ xor ~ BigEndianCPU^3 \\ data \leftarrow ~ GPR[rt]_{63-8^*byte0} ~    ~ 0^{8^*byte} \\ StoreMemory ~ (uncached, ~ BYTE, ~ data, ~ pAddr, ~ vAddr, ~ DATA) \end{array}$

### **Exceptions:**

TLB refill exception TLB invalid exception TLB modification exception Bus error exception Address error exception

#### SC SC Store Conditional 31 21 20 0 26 25 16 15 SC 1 1 1 0 0 0 offset base rt 6 5 5 16

#### Format:

SC rt, offset(base)

### **Description:**

The 16-bit offset is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of general register *rt* are conditionally stored at the memory location specified by the effective address.

If any other processor or device has modified the physical address since the time of the previous Load Linked instruction, or if an ERET instruction occurs between the Load Linked instruction and this store instruction, the store fails and is inhibited from taking place.

The success or failure of the store operation (as defined above) is indicated by the contents of general register *rt* after execution of the instruction. A successful store sets the contents of general register *rt* to 1; an unsuccessful store sets it to 0.

The operation of Store Conditional is undefined when the address is different from the address used in the last Load Linked.

This instruction is available in User mode; it is not necessary for CP0 to be enabled.

If either of the two least-significant bits of the effective address is non-zero, an address error exception takes place.

If this instruction should both fail and take an exception, the exception takes precedence.

# SC

# Store Conditional (continued)



### **Operation:**

32	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{16} \mid\mid offset_{150}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-13} \mid\mid (pAddr_{20} \; xor \; (ReverseEndian \mid\mid 0^2)) \\ data \; \leftarrow \; GPR[rt]_{63 \cdot 8^* byte0} \mid\mid 0^{8^* byte} \\ if \; LLbit \; then \\ & \; StoreMemory \; (uncached, WORD, data, pAddr, vAddr, DATA) \\ endif \\ \; GPR[rt] \leftarrow \; 0^{31} \mid\mid LLbit \end{array}$
64	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{48} \mid\mid offset_{15\ldots 0}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-1\ldots 3} \mid\mid (pAddr_{2\ldots 0} \text{ xor } (ReverseEndian \mid\mid 0^2)) \\ data \leftarrow GPR[rt]_{63 \cdot 8^* byte\ldots 0} \mid\mid 0^{8^* byte} \\ if LLbit  then \\ & StoreMemory (uncached, WORD, data, pAddr, vAddr, DATA) \\ endif \\ GPR[rt] \leftarrow 0^{63} \mid\mid LLbit \end{array}$

### **Exceptions:**

TLB refill exception TLB invalid exception TLB modification exception Bus error exception Address error exception

### **SCD** Store Conditional Doubleword

## SCD

ſ	31	26	25	21	20		16	15 0
	SC 1 1 1 1	D 0 0	base			rt		offset
	6		5			5		16

### Format:

SCD rt, offset(base)

### **Description:**

The 16-bit offset is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of general register *rt* are conditionally stored at the memory location specified by the effective address.

If any other processor or device has modified the physical address since the time of the previous Load Linked Doubleword instruction, or if an ERET instruction occurs between the Load Linked Doubleword instruction and this store instruction, the store fails and is inhibited from taking place.

The success or failure of the store operation (as defined above) is indicated by the contents of general register *rt* after execution of the instruction. A successful store sets the contents of general register *rt* to 1; an unsuccessful store sets it to 0.

The operation of Store Conditional Doubleword is undefined when the address is different from the address used in the last Load Linked Doubleword.

This instruction is available in User mode; it is not necessary for CP0 to be enabled.

If either of the three least-significant bits of the effective address is nonzero, an address error exception takes place.

# SCD Store Conditional Doubleword (continued)



If this instruction should both fail and take an exception, the exception takes precedence.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

### **Operation:**

StoreMemory (uncached, DO	JBLEWORD, data, pAddr, vAddr, DATA)
endif GPR[rt] ←  0 <sup>63</sup>    LLbit	

### **Exceptions:**

TLB refill exception TLB invalid exception TLB modification exception Bus error exception Address error exception Reserved instruction exception (R4000 in 32-bit mode) SD

### Store Doubleword

## SD

Γ	31 26	25 21	20 16	15	0
	SD 1 1 1 1 1 1	base	rt	offset	
	6	5	5	16	

### Format:

SD rt, offset(base)

### **Description:**

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of general register *rt* are stored at the memory location specified by the effective address.

If either of the three least-significant bits of the effective address are nonzero, an address error exception occurs.

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

### **Operation:**

64	T:	vAddr $\leftarrow$ ((offset <sub>15</sub> ) <sup>48</sup>    offset <sub>150</sub> ) + GPR[base]
		(pAddr, uncached) $\leftarrow$ AddressTranslation (vAddr, DATA)
		data $\leftarrow$ GPR[rt]
		StoreMemory (uncached, DOUBLEWORD, data, pAddr, vAddr, DATA)

### **Exceptions:**

TLB refill exception TLB invalid exception TLB modification exception Bus error exception Address error exception Reserved instruction exception (R4000 in 32-bit user mode R4000 in 32-bit supervisor mode)

# SDCzStore Doubleword<br/>From CoprocessorSDCz312625212016150

20	20 21	20 10	0	
SDCz 1 1 1 1 x x*	base	rt	offset	
6	5	5	16	

### Format:

SDCz rt, offset(base)

### **Description:**

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. Coprocessor unit *z* sources a doubleword, which the processor writes to the addressed memory location. The data to be stored is defined by individual coprocessor specifications.

If any of the three least-significant bits of the effective address are nonzero, an address error exception takes place.

This instruction is not valid for use with CP0.

This instruction is undefined when the least-significant bit of the *rt* field is non-zero.

### **Operation:**

32	T:	vAddr ← ((offset <sub>15</sub> ) <sup>16</sup>    offset <sub>150</sub> ) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) data ← COPzSD(rt), StoreMemory (uncached, DOUBLEWORD, data, pAddr, vAddr, DATA)
64	T:	vAddr ← ((offset <sub>15</sub> ) <sup>48</sup>    offset <sub>150</sub> ) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) data ← COPzSD(rt), StoreMemory (uncached, DOUBLEWORD, data, pAddr, vAddr, DATA)


\*See the table, "Opcode Bit Encoding" on next page, or "CPU Instruction Opcode Bit Encoding" at the end of Appendix A.

### Store Doubleword From Coprocessor (continued)

SDCz

### **Exceptions:**

TLB refill exception TLB invalid exception TLB modification exception Bus error exception Address error exception Coprocessor unusable exception



# SDL Store Doubleword Left SDL

31 26	25 21	20 16	15 0
SDL 1 0 1 1 0 0	base	rt	offset
6	5	5	16

#### Format:

SDL rt, offset(base)

### **Description:**

This instruction can be used with the SDR instruction to store the contents of a register into eight consecutive bytes of memory, when the bytes cross a doubleword boundary. SDL stores the left portion of the register into the appropriate part of the high-order doubleword of memory; SDR stores the right portion of the register into the appropriate part of the low-order doubleword.

The SDL instruction adds its sign-extended 16-bit *offset* to the contents of general register *base* to form a virtual address which may specify an arbitrary byte. It alters only the word in memory which contains that byte. From one to four bytes will be stored, depending on the starting byte specified.

Conceptually, it starts at the most-significant byte of the register and copies it to the specified byte in memory; then it copies bytes from register to memory until it reaches the low-order byte of the word in memory.

			(t	me oig-e	mor ndia	y in)			register	
address 8	8	9	10	11	12	13	14	15		•
address 0	0	1	2	3	4	5	6	7	before A B C D E F	G H \$24
									SDL \$24,1(\$0)	
address 8	8	9	10	11	12	13	14	15	after	
address 0	0	В	С	D	E	F	G	Н		
									-	

No address exceptions due to alignment are possible.

### SDL

### Store Doubleword Left (continued)

# SDL

This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.


### **Operation:**

64	T:	vAddr $\leftarrow$ ((offset <sub>15</sub> ) <sup>48</sup>    offset <sub>150</sub> ) + GPR[base]
		(pAddr, uncached) ← AddressTranslation (vAddr, DATA) pAddr ←  pAddr <sub>PSIZE −13</sub>    (pAddr <sub>20</sub> xor  ReverseEndian <sup>3</sup> )
		If BigEndianMem = 0 then
		pAddr $\leftarrow$ pAddr <sub>313</sub>    0 <sup>3</sup>
		endif
		byte $\leftarrow$ vAddr <sub>20</sub> xor BigEndianCPU <sup>3</sup>
		data $\leftarrow 0^{56-8*byte} \parallel \text{GPR[rt]}_{63\dots 56-8*byte}$
		Storememory (uncached, byte, data, pAddr, vAddr, DATA)

# SDL Store Doubleword Left (continued)

### SDL

Given a doubleword in a register and a doubleword in memory, the operation of SDL is as follows:



				Big	jΕ	ndian	СР	U = 0		BigEndianCPU = 1											
									off	set										off	set
vAddr <sub>20</sub>	destination					type	LEM	BEM		destination						type	LEM	BEM			
0	Ι	J	Κ	LN	ΛI	NO	A	0	0	7	А	В	С	D	Е	F	G	Н	7	0	0
1	Т	J	Κ	LN	ΛI	NAI	в	1	0	6	I	А	В	С	D	Е	F	G	6	0	1
2	Т	J	Κ	LN	Λ	AB	С	2	0	5	I	J	А	В	С	D	Е	F	5	0	2
3	Т	J	Κ	LA	1	BCI	D	3	0	4	I	J	Κ	А	В	С	D	Е	4	0	3
4	Т	J	Κ	ΑE	3 (	CD	E	4	0	3	I	J	Κ	L	А	В	С	D	3	0	4
5	Т	J	А	В		DEI	F	5	0	2	I	J	Κ	L	Μ	А	В	С	2	0	5
6	Ι	А	В	C	וכ	EF	G	6	0	1	I	J	Κ	L	Μ	Ν	А	В	1	0	6
7	А	В	С	DE	ΞI	FGI	н	7	0	0	I	J	Κ	L	Μ	Ν	0	А	0	0	7

LEM	Little-endian memory (BigEndianMem = 0)
BEM	BigEndianMem = 1
Type	AccessType (see Table 2-1) sent to memory
Offset	pAddr <sub>20</sub> sent to memory

### **Exceptions:**

TLB refill exception TLB invalid exception TLB modification exception Bus error exception Address error exception Reserved instruction exception (R4000 in 32-bit mode)

### **SDR** Store Doubleword Right

### **SDR**

31 2	6 25	5 21	20	16	15 0	
SDR 1 0 1 1 0 1		base	rt		offset	
6		5	5		16	-

#### Format:

SDR rt, offset(base)

### **Description:**

This instruction can be used with the SDL instruction to store the contents of a register into eight consecutive bytes of memory, when the bytes cross a boundary between two doublewords. SDR stores the right portion of the register into the appropriate part of the low-order doubleword; SDL stores the left portion of the register into the appropriate part of the low-order doubleword of memory.

The SDR instruction adds its sign-extended 16-bit *offset* to the contents of general register *base* to form a virtual address which may specify an arbitrary byte. It alters only the word in memory which contains that byte. From one to eight bytes will be stored, depending on the starting byte specified.

Conceptually, it starts at the least-significant (rightmost) byte of the register and copies it to the specified byte in memory; then it copies bytes from register to memory until it reaches the high-order byte of the word in memory. No address exceptions due to alignment are possible.

address 0 0 1 2 3 4 5 6 memory (big-endian) address 8 8 9 10 11 12 13 14 15							register			
address 8	8	9	) 1(	0 11	12	13	14	15	before	
address 0	0	1	2	3	4	5	6	7	Delore	A B C D E F G H \$24
memory SDR \$24.4(\$0)										
address 8	8	9	10	11	12	13	14	15	after -	
address 0	Е	F	G	Н	4	5	6	7		

# SDR

### Store Doubleword Right (continued)



This operation is only defined for the R4000 operating in 64-bit mode. Execution of this instruction in 32-bit mode causes a reserved instruction exception.

### **Operation:**


64	T: vAddr $\leftarrow$ ((offset <sub>15</sub> ) <sup>48</sup>    offset <sub>150</sub> ) + GPR[base] (pAddr, uncached) $\leftarrow$ AddressTranslation (vAddr, DATA) pAddr $\leftarrow$ pAddr <sub>PSIZE - 13</sub>    (pAddr <sub>20</sub> xor ReverseEndian <sup>3</sup> ) If BigEndianMem = 0 then	
	pAddr $\leftarrow$ pAddr <sub>PSIZE - 313</sub>    0 <sup>3</sup> endif	
	byte ← vAddr <sub>10</sub> xor BigEndianCPU <sup>3</sup> data ← GPR[rt] <sub>63–8*byte</sub>    0 <sup>8*byte</sup>	
	StoreMemory (uncached, DOUBLEWORD-byte, data, pAddr, vAddr, DATA)	

### SDR

### Store Doubleword Right (continued)

# SDR

Given a doubleword in a register and a doubleword in memory, the operation of SDR is as follows:



	BigEndianC	PU = 0		BigEndianCPU = 1					
vAddr <sub>20</sub>	destination		off	set			offset		
VAddr <sub>20</sub>	destination	type	LEM	BEM	destination	type	LEM	BEM	
0	ABCDEFGH	7	0	0	НЈ К  М  М  О  Р	0	7	0	
1	BCDEFGHP	6	1	0	GHKLMNOP	1	6	0	
2	CDEFGHOP	5	2	0	FGHLMNOP	2	5	0	
3	DEFGHNOP	4	3	0	ЕГСНММОР	3	4	0	
4	ЕГGНМNОР	3	4	0	DEFGHNOP	4	3	0	
5	FGHLMNOP	2	5	0	CDEFGHOP	5	2	0	
6	GHKLMNOP	1	6	0	BCDEFGHP	6	1	0	
7	Η J Κ L Μ Ν Ο Ρ	0	7	0	ABCDEFGH	7	0	0	

LEM	Little-endian memory (BigEndianMem = 0)
BEM	BigEndianMem = 1
Type	AccessType (see Table 2-1) sent to memory
Offset	pAddr <sub>20</sub> sent to memory

### **Exceptions:**

TLB refill exception TLB invalid exception TLB modification exception Bus error exception Address error exception Reserved instruction exception (R4000 in 32-bit mode)

# Store Halfword SH 31 26 25 21 20 16 15 0 SH SH base rt offset 0

5

### Format:

6

SH rt, offset(base)

5

### **Description:**

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form an unsigned effective address. The least-significant halfword of register *rt* is stored at the effective address. If the least-significant bit of the effective address is non-zero, an address error exception occurs.

16

### **Operation:**

32	T:	$ \begin{array}{l} vAddr \leftarrow ((offset_{15})^{16} ~    ~ offset_{15\ldots0}) + GPR[base] \\ (pAddr, ~uncached) \leftarrow AddressTranslation ~(vAddr, ~DATA) \\ pAddr \leftarrow pAddr_{PSIZE-13} ~    ~ (pAddr_{2\ldots0} ~xor ~(ReverseEndian^2 ~    ~ 0)) \\ byte \leftarrow vAddr_{2\ldots0} ~~ xor ~(BigEndianCPU^2 ~    ~ 0) \\ data \leftarrow GPR[rt]_{63-8^*byte0} ~    ~ 0^{8^*byte} \\ StoreMemory ~(uncached, ~HALFWORD, ~data, ~pAddr, ~vAddr, ~DATA) \\ \end{array} $
64	T:	$ \begin{array}{l} vAddr \leftarrow ((offset_{15})^{48} ~    ~ offset_{15\ldots0}) + GPR[base] \\ (pAddr, ~uncached) \leftarrow AddressTranslation ~(vAddr, ~DATA) \\ pAddr \leftarrow pAddr_{PSIZE-13} ~    ~ (pAddr_{2\ldots0} ~xor ~(ReverseEndian^2 ~    ~ 0)) \\ byte \leftarrow vAddr_{2\ldots0} ~~ xor ~(BigEndianCPU^2 ~    ~ 0) \\ data \leftarrow GPR[rt]_{63-8^*byte0} ~    ~ 0^{8^*byte} \\ StoreMemory ~(uncached, ~HALFWORD, ~data, ~pAddr, ~vAddr, ~DATA) \\ \end{array} $

### **Exceptions:**

TLB refill exception TLB invalid exception TLB modification exception Bus error exception Address error exception

#### Appendix A

SLL	-		Shift I	_eft I	_ogic	al			SI	
31	26	25 2	1 20	16 1	5	11 10		6	5	0
SPE 0 0 0	ECIAL 0 0 0	0 0 0 0 0 0	rt		rd		sa		SLL 0 0 0 0 0 0	
L	6	5	5		5		5		6	

### Format:

SLL rd, rt, sa

### **Description:**

The contents of general register *rt* are shifted left by *sa* bits, inserting zeros into the low-order bits.

The result is placed in register rd.

In 64-bit mode, the 32-bit result is sign extended when placed in the destination register. It is sign extended for all shift amounts, including zero; SLL with a zero shift amount truncates a 64-bit value to 32 bits and then sign extends this 32-bit value. SLL, unlike nearly all other word operations, does not require an operand to be a properly sign-extended word value to produce a valid sign-extended word result.

**NOTE:** SLL with a shift amount of zero may be treated as a NOP by some assemblers, at some optimization levels. If using SLL with a zero shift to truncate 64-bit values, check the assembler you are using.

### **Operation:**

32 T:  $GPR[rd] \leftarrow GPR[rt]_{31-sa...0} \parallel 0^{sa}$ 64 T:  $s \leftarrow 0 \parallel sa$   $temp \leftarrow GPR[rt]_{31-s...0} \parallel 0^{s}$  $GPR[rd] \leftarrow (temp_{31})^{32} \parallel temp$ 

#### **Exceptions:**

SLL	V	Shif	t Left Lo	gical Va	ariabl	е	SLL	_V
31	26 25	5 2´	20 10	6 15	11 10	6	5	0
SPE 0 0 0	CIAL 0 0 0	rs	rt	rd	0	0 0 0 0 0	SLLV 0 0 0 1 0	0
	6	5	5	5		5	6	

#### Format:

SLLV rd, rt, rs

### **Description:**

The contents of general register *rt* are shifted left the number of bits specified by the low-order five bits contained in general register *rs*, inserting zeros into the low-order bits.

The result is placed in register *rd*.

In 64-bit mode, the 32-bit result is sign extended when placed in the destination register. It is sign extended for all shift amounts, including zero; SLLV with a zero shift amount truncates a 64-bit value to 32 bits and then sign extends this 32-bit value. SLLV, unlike nearly all other word operations, does not require an operand to be a properly sign-extended word value to produce a valid sign-extended word result.

**NOTE:** SLLV with a shift amount of zero may be treated as a NOP by some assemblers, at some optimization levels. If using SLLV with a zero shift to truncate 64-bit values, check the assembler you are using.

### **Operation:**

32 T:  $s \leftarrow GP[rs]_{4...0}$   $GPR[rd] \leftarrow GPR[rt]_{(31-s)...0} \parallel 0^{s}$ 64 T:  $s \leftarrow 0 \parallel GP[rs]_{4...0}$   $temp \leftarrow GPR[rt]_{(31-s)...0} \parallel 0^{s}$  $GPR[rd] \leftarrow (temp_{31})^{32} \parallel temp$ 

### **Exceptions:**

#### SLT SLT Set On Less Than 31 21 20 26 25 16 15 11 10 6 5 0 SPECIAL 0 0 0 0 0 0 0 SLT 101010 rt rd 0 rs 00000 6 5 5 5 5 6

#### Format:

SLT rd, rs, rt

### **Description:**

The contents of general register *rt* are subtracted from the contents of general register *rs*. Considering both quantities as signed integers, if the contents of general register *rs* are less than the contents of general register *rt*, the result is set to one; otherwise the result is set to zero.

The result is placed into general register rd.

No integer overflow exception occurs under any circumstances. The comparison is valid even if the subtraction used during the comparison overflows.

### **Operation:**

32 T: if GPR[rs] < GPR[rt] then  
GPR[rd] 
$$\leftarrow 0^{31} \parallel 1$$
  
else  
GPR[rd]  $\leftarrow 0^{32}$   
endif  
64 T: if GPR[rs] < GPR[rt] then  
GPR[rd]  $\leftarrow 0^{63} \parallel 1$   
else  
GPR[rd]  $\leftarrow 0^{64}$   
endif

### **Exceptions:**

SLTI

### SLTI Set On Less Than Immediate

31 26	25 21	20 16	15	0
SLTI 0 0 1 0 1 0	rs	rt	immediate	
6	5	5	16	

### Format:

SLTI rt, rs, immediate

### **Description:**

The 16-bit *immediate* is sign-extended and subtracted from the contents of general register *rs.* Considering both quantities as signed integers, if *rs* is less than the sign-extended immediate, the result is set to one; otherwise the result is set to zero.

The result is placed into general register rt.

No integer overflow exception occurs under any circumstances. The comparison is valid even if the subtraction used during the comparison overflows.

### **Operation:**

```
32 T: if GPR[rs] < (immediate<sub>15</sub>)<sup>16</sup> || immediate<sub>15...0</sub> then

GPR[rd] \leftarrow 0^{31} || 1

else

GPR[rd] \leftarrow 0^{32}

endif

64 T: if GPR[rs] < (immediate<sub>15</sub>)<sup>48</sup> || immediate<sub>15...0</sub> then

GPR[rd] \leftarrow 0^{63} || 1

else

GPR[rd] \leftarrow 0^{64}

endif
```

**Exceptions:** 

### SLTIU Set On Less Than Immediate Unsigned SLTIU

31 26	25 21	20 16	15 0	
SLTIU 0 0 1 0 1 1	rs	rt	immediate	
6	5	5	16	

#### Format:

SLTIU rt, rs, immediate

#### **Description:**

The 16-bit *immediate* is sign-extended and subtracted from the contents of general register *rs*. Considering both quantities as unsigned integers, if *rs* is less than the sign-extended immediate, the result is set to one; otherwise the result is set to zero.

The result is placed into general register rt.

No integer overflow exception occurs under any circumstances. The comparison is valid even if the subtraction used during the comparison overflows.

### **Operation:**

32 T: if  $(0 || GPR[rs]) < (immediate_{15})^{16} || immediate_{15...0}$  then  $GPR[rd] \leftarrow 0^{31} || 1$ else  $GPR[rd] \leftarrow 0^{32}$ endif 64 T: if  $(0 || GPR[rs]) < (immediate_{15})^{48} ||$  immediate\_{15...0} then  $GPR[rd] \leftarrow 0^{63} || 1$ else  $GPR[rd] \leftarrow 0^{64}$ endif

### **Exceptions:**

**SLTU** 

### SLTU Set On Less Than Unsigned

31 26	25 2	1 20 16	5 15 11	10 6	5 0
SPECIAL 0 0 0 0 0 0 0	rs	rt	rd	00000	SLTU 1 0 1 0 1 1
6	5	5	5	5	6

#### Format:

SLTU rd, rs, rt

#### **Description:**

The contents of general register *rt* are subtracted from the contents of general register *rs*. Considering both quantities as unsigned integers, if the contents of general register *rs* are less than the contents of general register *rt*, the result is set to one; otherwise the result is set to zero.

The result is placed into general register *rd*.

No integer overflow exception occurs under any circumstances. The comparison is valid even if the subtraction used during the comparison overflows.

#### **Operation:**

32	T:	if (0    GPR[rs]) < 0    GPR[rt] then GPR[rd] $\leftarrow 0^{31}$    1
		else
		$GPR[rd] \leftarrow 0^{32}$
		endif
64	T:	if (0    GPR[rs]) < 0    GPR[rt] then GPR[rd] $\leftarrow 0^{63}$    1
		else
		$GPR[rd] \leftarrow 0^{64}$
		endif

#### **Exceptions:**

**SRA** 

### Shift Right Arithmetic

# SRA

31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL 0 0 0 0 0 0 0	0 0 0 0 0 0	rt	rd	sa	SRA 0 0 0 0 1 1
6	5	5	5	5	6

#### Format:

SRA rd, rt, sa

#### **Description:**

The contents of general register *rt* are shifted right by *sa* bits, sign-extending the high-order bits.

The result is placed in register rd.

In 64-bit mode, the operand must be a valid sign-extended, 32-bit value.

#### **Operation:**

32 T:  $GPR[rd] \leftarrow (GPR[rt]_{31})^{sa} \parallel GPR[rt]_{31...sa}$ 64 T:  $s \leftarrow 0 \parallel sa$   $temp \leftarrow (GPR[rt]_{31})^{s} \parallel GPR[rt]_{31...s}$  $GPR[rd] \leftarrow (temp_{31})^{32} \parallel temp$ 

#### **Exceptions:**

SRAV		Shift Arithmeti	Right c Variable	е	SRAV
31 26	25 2	1 20 16	6 15 11	106	5 0
SPECIAL 0 0 0 0 0 0 0	rs	rt	rd	00000	SRAV 0 0 0 1 1 1
6	5	5	5	5	6

#### Format:

SRAV rd, rt, rs

#### **Description:**

The contents of general register *rt* are shifted right by the number of bits specified by the low-order five bits of general register *rs*, sign-extending the high-order bits.

The result is placed in register *rd*.

In 64-bit mode, the operand must be a valid sign-extended, 32-bit value.

#### **Operation:**

32 T:	$s \leftarrow GPR[rs]_{40}$
	$GPR[rd] \leftarrow (GPR[rt]_{31})^{s} \parallel GPR[rt]_{31s}$
64 T:	$\begin{split} \mathbf{s} &\leftarrow GPR[rs]_{40} \\ temp &\leftarrow (GPR[rt]_{31})^{s} \mid\mid GPR[rt]_{31s} \\ GPR[rd] &\leftarrow (temp_{31})^{32} \mid\mid temp \end{split}$

#### **Exceptions:**

SRL

#### Shift Right Logical

# SRL

31 26	25 2	1 20	16 15	11 10	6	5 0	)
SPECIAL 0 0 0 0 0 0 0	00000	rt	rd	sa		SRL 0 0 0 0 1 0	
6	5	5	5	5		6	-

#### Format:

SRL rd, rt, sa

#### **Description:**

The contents of general register *rt* are shifted right by *sa* bits, inserting zeros into the high-order bits.

The result is placed in register *rd*.

In 64-bit mode, the operand must be a valid sign-extended, 32-bit value.

#### **Operation:**

32 T:  $GPR[rd] \leftarrow 0^{sa} || GPR[rt]_{31...sa}$ 64 T:  $s \leftarrow 0 || sa$   $temp \leftarrow 0^{s} || GPR[rt]_{31...s}$  $GPR[rd] \leftarrow (temp_{31})^{32} || temp$ 

**Exceptions:** 

SRLV

### **SRLV** Shift Right Logical Variable

31 26 25 21 20 16 15 11 10 6 5 0 SPECIAL SRLV rs rt rd 0 00000 000000 000110 5 5 5 6 5 6

Format:

SRLV rd, rt, rs

#### **Description:**

The contents of general register *rt* are shifted right by the number of bits specified by the low-order five bits of general register *rs*, inserting zeros into the high-order bits.

The result is placed in register *rd*.

In 64-bit mode, the operand must be a valid sign-extended, 32-bit value.

#### **Operation:**

32	T:	$s \leftarrow GPR[rs]_{40}$
		$GPR[rd] \leftarrow 0^{s}    GPR[rt]_{31s}$
64	T:	s ← GPR[rs] <sub>40</sub> temp ← 0 <sup>s</sup>    GPR[rt] <sub>31s</sub> GPR[rd] ← (temp <sub>31</sub> ) <sup>32</sup>    temp

**Exceptions:** 

**SUB** 

### Subtract

# SUB

31	26	25	21	20	16 15	11	10	6	5	0
	ECIAL 0 0 0	rs		rt		rd	0000	0	SUB 1 0 0 0 1	0
	6	5	1	5		5	5		6	

#### Format:

SUB rd, rs, rt

#### **Description:**

The contents of general register *rt* are subtracted from the contents of general register *rs* to form a result. The result is placed into general register *rd*. In 64-bit mode, the operands must be valid sign-extended, 32-bit values.

The only difference between this instruction and the SUBU instruction is that SUBU never traps on overflow.

An integer overflow exception takes place if the carries out of bits 30 and 31 differ (2's complement overflow). The destination register *rd* is not modified when an integer overflow exception occurs.

#### **Operation:**

32	2 T:	$GPR[rd] \leftarrow GPR[rs] - GPR[rt]$
64	4 T:	temp $\leftarrow$ GPR[rs] - GPR[rt] GPR[rd] $\leftarrow$ (temp <sub>31</sub> ) <sup>32</sup>    temp <sub>310</sub>
		$Cirilia \leftarrow (cirila = 1)$ $[irila = 1]$

#### **Exceptions:**

Integer overflow exception

### SUBU

**Subtract Unsigned** 

### SUBU

31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL 0 0 0 0 0 0 0	rs	rt	rd	00000	SUBU 1 0 0 0 1 1
6	5	5	5	5	6

#### Format:

SUBU rd, rs, rt

#### **Description:**

The contents of general register *rt* are subtracted from the contents of general register *rs* to form a result.

The result is placed into general register *rd*.

In 64-bit mode, the operands must be valid sign-extended, 32-bit values.

The only difference between this instruction and the SUB instruction is that SUBU never traps on overflow. No integer overflow exception occurs under any circumstances.

#### **Operation:**

32	2 T:	$GPR[rd] \leftarrow GPR[rs] - GPR[rt]$
64	ι T:	temp $\leftarrow$ GPR[rs] - GPR[rt]
		$GPR[rd] \leftarrow (temp_{31})^{32} \mid   temp_{310}$

#### **Exceptions:**

# SW Store Word

31 26	25 21	20 16	15 0	
SW 1 0 1 0 1 1	base	rt	offset	
6	5	5	16	

#### Format:

SW rt, offset(base)

#### **Description**:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of general register *rt* are stored at the memory location specified by the effective address.

If either of the two least-significant bits of the effective address are nonzero, an address error exception occurs.

#### **Operation:**

32	T:	vAddr $\leftarrow$ ((offset <sub>15</sub> ) <sup>16</sup>    offset <sub>150</sub> ) + GPR[base]
		$(pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA)$
		$pAddr \leftarrow pAddr_{PSIZE-13}    (pAddr_{20} \text{ xor (ReverseEndian }   0^2)$
		byte $\leftarrow$ vAddr <sub>20</sub> xor (BigEndianCPU    0 <sup>2</sup> )
		data $\leftarrow \text{GPR[rt]}_{63-8*byte} \parallel 0^{8*byte}$
		StoreMemory (uncached, WORD, data, pAddr, vAddr, DATA)
64	T:	vAddr $\leftarrow$ ((offset <sub>15</sub> ) <sup>48</sup>    offset <sub>150</sub> ) + GPR[base]
		(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
		$pAddr \leftarrow pAddr_{PSIZE-13} \parallel (pAddr_{20} \text{ xor } (ReverseEndian \parallel 0^2)$
		byte $\leftarrow$ vAddr <sub>20</sub> xor (BigEndianCPU    0 <sup>2</sup> )
		data $\leftarrow \text{GPR[rt]}_{63-8*\text{byte}} \parallel 0^{8*\text{byte}}$
		StoreMemory (uncached, WORD, data, pAddr, vAddr, DATA)

#### **Exceptions**:

TLB refill exceptionTLB invalid exceptionTLB modification exceptionBus error exceptionAddress error exceptionImage: Comparison of the second second

SW

### **SWCz** Store Word From Coprocessor

## SWCz

31 26	25 21	20 16	15	0
SWCz 1 1 1 0 x x*	base	rt	offset	
6	5	5	16	

#### Format:

SWCz rt, offset(base)

#### **Description:**

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. Coprocessor unit *z* sources a word, which the processor writes to the addressed memory location.

The data to be stored is defined by individual coprocessor specifications.

This instruction is not valid for use with CP0.

If either of the two least-significant bits of the effective address is non-zero, an address error exception occurs.

#### **Operation:**


1		
32	T:	vAddr ← ((offset <sub>15</sub> ) <sup>16   </sup> offset <sub>150</sub> ) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) pAddr ← pAddr <sub>PSIZE-13</sub>    (pAddr <sub>20</sub> xor (ReverseEndian    0 <sup>2</sup> ) byte ← vAddr <sub>20</sub> xor (BigEndianCPU    0 <sup>2</sup> ) data ← COPzSW (byte, rt) StoreMemory (uncached, WORD, data, pAddr, vAddr, DATA)
64	T:	$\begin{array}{l} vAddr \leftarrow \ ((offset_{15})^{48} \mid\mid offset_{15\ldots0}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation \ (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-1\ldots3} \mid\mid (pAddr_{2\ldots0} \ xor \ (ReverseEndian \mid\mid 0^2) \\ byte \leftarrow vAddr_{2\ldots0} \ xor \ (BigEndianCPU \mid\mid 0^2) \\ data \leftarrow COPzSW \ (byte,rt) \\ StoreMemory \ (uncached, \ WORD, \ data, \ pAddr, \ vAddr \ DATA) \end{array}$
	*Se	e the table "Opcode Bit Encoding" on next page, or "CPU Instruction

Opcode Bit Encoding" at the end of Appendix A.

# SWCz Store Word From Coprocessor (Continued)

#### **Exceptions:**

TLB refill exception TLB invalid exception TLB modification exception Bus error exception Address error exception Coprocessor unusable exception



**SWCz** 

SWL			Store	Wo	ord Left		SWL
31 2	26 25	5 21	20	16	15		0
SWL 101010	)	base	rt			offset	
6		5	5			16	

Format:

SWL rt, offset(base)


#### **Description:**

This instruction can be used with the SWR instruction to store the contents of a register into four consecutive bytes of memory, when the bytes cross a word boundary. SWL stores the left portion of the register into the appropriate part of the high-order word of memory; SWR stores the right portion of the register into the appropriate part of the low-order word.

The SWL instruction adds its sign-extended 16-bit *offset* to the contents of general register *base* to form a virtual address which may specify an arbitrary byte. It alters only the word in memory which contains that byte. From one to four bytes will be stored, depending on the starting byte specified.

Conceptually, it starts at the most-significant byte of the register and copies it to the specified byte in memory; then it copies bytes from register to memory until it reaches the low-order byte of the word in memory.

No address exceptions due to alignment are possible.



## SWL

#### Store Word Left (Continued)

# SWL


#### **Operation:** T: vAddr $\leftarrow$ ((offset<sub>15</sub>)<sup>16</sup> || offset<sub>15...0</sub>) + GPR[base] 32 (pAddr, uncached) ← AddressTranslation (vAddr, DATA) $pAddr \leftarrow pAddr_{PSIZE - 1...3} \parallel (pAddr_{2...0} \text{ xor } ReverseEndian^3)$ If BigEndianMem = 0 then pAddr $\leftarrow$ pAddr<sub>31...2</sub> || 0<sup>2</sup> endif byte $\leftarrow$ vAddr<sub>1...0</sub> xor BigEndianCPU<sup>2</sup> if (vAddr<sub>2</sub> xor BigEndianCPU) = 0 then data $\leftarrow 0^{32} \parallel 0^{24-8*byte} \parallel GPR[rt]_{31...24-8*byte}$ else data $\leftarrow 0^{24\text{-}8^*\text{byte}} \parallel \text{GPR[rt]}_{31\dots 24\text{-}8^*\text{byte}} \parallel 0^{32}$ endif Storememory (uncached, byte, data, pAddr, vAddr, DATA) T: vAddr $\leftarrow$ ((offset<sub>15</sub>)<sup>48</sup> || offset<sub>15...0</sub>) + GPR[base] 64 $(pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA)$ $pAddr \leftarrow pAddr_{PSIZE - 1...3} \parallel (pAddr_{2...0} \text{ xor ReverseEndian}^3)$ If BigEndianMem = 0 then pAddr $\leftarrow$ pAddr<sub>31...2</sub> || 0<sup>2</sup> endif byte $\leftarrow$ vAddr<sub>1...0</sub> xor BigEndianCPU<sup>2</sup> if (vAddr<sub>2</sub> xor BigEndianCPU) = 0 then data $\leftarrow 0^{32} \parallel 0^{24-8*byte} \parallel GPR[rt]_{31...24-8*byte}$ else data $\leftarrow 0^{24\text{-}8^*byte} \parallel \text{GPR}[\text{rt}]_{31\dots24\text{-}8^*byte} \parallel 0^{32}$ endif StoreMemory(uncached, byte, data, pAddr, vAddr, DATA)

# SWL

#### Store Word Left (Continued)

# SWL

Given a doubleword in a register and a doubleword in memory, the operation of SWL is as follows:



	BigEndianCl	BigEndianCPU = 1					
			offset			offset	
vAddr <sub>20</sub>	destination	type	LEM BEM	destination	type	LEM BEM	
0	IJKLMNOE	0	0 7	EFGHMNOP	3	4 0	
1	I J K L M N E F	1	06	IEFGMNOP	2	4 1	
2	I J K L M E F G	2	05	IJEFMNOP	1	4 2	
3	I J K L E F G H	3	0 4	ΙΙΚΕΜΝΟΡ	0	4 3	
4	Ι Ј Κ Ε Μ Ν Ο Ρ	0	4 3	IJKLEFGH	3	0 4	
5	ΙЈΕΓΜΝΟΡ	1	4 2	IJKLMEFG	2	05	
6	I E F G M N O P	2	4 1	IJKLMNEF	1	06	
7	ЕҒGНМNOP	3	4 0	ΙΙΚΙΜΝΟΕ	0	0 7	

LEM	Little-endian memory (BigEndianMem = 0)
BEM	BigEndianMem = 1
Type	AccessType (see Table 2-1) sent to memory
Offset	pAddr <sub>20</sub> sent to memory

#### **Exceptions:**

TLB refill exception TLB invalid exception TLB modification exception Bus error exception Address error exception

SWR		Store Wo	ord Right	SWR
31 26	25 21	20 16	15	0
SWR 101110	base	rt	offset	
6	5	5	16	

Format:


SWR rt, offset(base)

#### **Description:**

This instruction can be used with the SWL instruction to store the contents of a register into four consecutive bytes of memory, when the bytes cross a boundary between two words. SWR stores the right portion of the register into the appropriate part of the low-order word; SWL stores the left portion of the register into the appropriate part of the low-order word of memory.

The SWR instruction adds its sign-extended 16-bit *offset* to the contents of general register *base* to form a virtual address which may specify an arbitrary byte. It alters only the word in memory which contains that byte. From one to four bytes will be stored, depending on the starting byte specified.

Conceptually, it starts at the least-significant (rightmost) byte of the register and copies it to the specified byte in memory; then copies bytes from register to memory until it reaches the high-order byte of the word in memory.



No address exceptions due to alignment are possible.

MIPS R4000 Microprocessor User's Manual

# SWR

### Store Word Right (Continued)

# SWR


Operatio	on:
32	T: vAddr ← ((offset <sub>15</sub> ) <sup>16</sup>    offset <sub>150</sub> ) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) pAddr ← pAddr <sub>PSIZE - 13</sub>    (pAddr <sub>20</sub> xor ReverseEndian <sup>3</sup> ) If BigEndianMem = 0 then pAddr ← pAddr <sub>312</sub>    0 <sup>2</sup> endif byte ← vAddr <sub>10</sub> xor BigEndianCPU <sup>2</sup> if (vAddr <sub>2</sub> xor BigEndianCPU) = 0 then data ← 0 <sup>32</sup>    GPR[rt] <sub>31-8*byte0</sub>    0 <sup>8*byte</sup> else data ← GPR[rt] <sub>31-8*byte0</sub>    0 <sup>8*byte</sup>    0 <sup>32</sup> endif Storememory (uncached, WORD-byte, data, pAddr, vAddr, DATA)
64	T: $vAddr \leftarrow ((offset_{15})^{48}    offset_{150}) + GPR[base]$ $(pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA)$ $pAddr \leftarrow pAddr_{PSIZE - 13}    (pAddr_{20} \text{ xor ReverseEndian}^3)$ If BigEndianMem = 0 then $pAddr \leftarrow pAddr_{312}    0^2$ endif byte $\leftarrow vAddr_{10}$ xor BigEndianCPU <sup>2</sup> if (vAddr <sub>2</sub> xor BigEndianCPU) = 0 then $data \leftarrow 0^{32}    GPR[rt]_{31-8*byte0}    0^{8*byte}$ else $data \leftarrow GPR[rt]_{31-8*byte0}    0^{8*byte}    0^{32}$ endif StoreMemory(uncached, WORD-byte, data, pAddr, vAddr, DATA)

### SWR

#### Store Word Right (Continued)

# SWR

Given a doubleword in a register and a doubleword in memory, the operation of SWR is as follows:



	BigEndianCl	BigEndianCPU = 1						
			offs	et			offset	
vAddr <sub>20</sub>	destination	type	LEM E	BEM	destination	type	LEM	BEM
0	IJKLEFGH	3	0	4	НЈКЬММОР	0	7	0
1	І ЈКЦГСНР	2	1	4	GHKLMNOP	1	6	0
2	І ЈКЦСНОР	1	2	4	FGHLMNOP	2	5	0
3	IJKLHNOP	0	3	4	ЕҒGНМNOP	3	4	0
4	ЕГСНМОР	3	4	0	IJKLHNOP	0	3	4
5	FGHLMNOP	2	5	0	IJKLGHOP	1	2	4
6	GHKLMNOP	1	6	0	IJKLFGHP	2	1	4
7	ΗΙΚΙΜΝΟΡ	0	7	0	IJKLEFGH	3	0	4

LEM	Little-endian memory (BigEndianMem = 0)
BEM	BigEndianMem = 1
Type	AccessType (see Table 2-1) sent to memory
Offset	pAddr <sub>20</sub> sent to memory

#### **Exceptions:**

TLB refill exception TLB invalid exception TLB modification exception Bus error exception Address error exception

**SYNC** 

#### Synchronize

31 26	25	6	5	0
SPECIAL 000000	0 0000 0000 0000 0000 0000			SYNC 0 1 1 1 1
6	20			6

Format:

**SYNC** 

SYNC

#### **Description**:

The SYNC instruction ensures that any loads and stores fetched *prior to* the present instruction are completed before any loads or stores *after* this instruction are allowed to start. Use of the SYNC instruction to serialize certain memory references may be required in a multiprocessor environment for proper synchronization. For example:

Pro	Processor A			
SW LI SYNC	R1, DATA R2, 1	1:	LW BEQ NOP	R2, FLAG R2, R0, 1B
SW	R2, FLAG		SYNC LW	R1, DATA

The SYNC in processor A prevents DATA being written after FLAG, which could cause processor B to read stale data. The SYNC in processor B prevents DATA from being read before FLAG, which could likewise result in reading stale data. For processors which only execute loads and stores in order, with respect to shared memory, this instruction is a NOP.

LL and SC instructions implicitly perform a SYNC.

This instruction is allowed in User mode.

#### **Operation:**

32, 64	T:	SyncOperation()
--------	----	-----------------

#### **Exceptions:**

None

MIPS R4000 Microprocessor User's Manual

# SYSCALL System Call SYSCALL

31 26	25 6	5	0
SPECIAL 0 0 0 0 0 0	Code	SYSCALL 0 0 1 1 00	
6	20	6	

Format:

SYSCALL

#### **Description:**

A system call exception occurs, immediately and unconditionally transferring control to the exception handler.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

#### **Operation:**

32, 64 T: SystemCallException

#### **Exceptions:**

System Call exception

6

# Teol Trap If Equal Teol 31 26 25 21 20 16 15 6 5 0 SPECIAL rs rt code TEQ 110100 100000

5

#### Format:

6

TEQ rs, rt

5

#### **Description:**

The contents of general register *rt* are compared to general register *rs*. If the contents of general register *rs* are equal to the contents of general register *rt*, a trap exception occurs.

10

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

#### **Operation:**

32, 64	T: if GPR[rs] = GPR[rt] then	
	TrapException	
	endif	

#### **Exceptions:**

### **TEQI** Trap If Equal Immediate

# TEQI

3	1 26	25 21	20 16	15 0
	REGIMM 0 0 0 0 0 1	rs	TEQI 0 1 1 0 0	immediate
	6	5	5	16

#### Format:

TEQI rs, immediate

#### **Description:**

The 16-bit *immediate* is sign-extended and compared to the contents of general register *rs*. If the contents of general register *rs* are equal to the sign-extended *immediate*, a trap exception occurs.

#### **Operation:**

3	32	T:	if GPR[rs] = $(immediate_{15})^{16}    immediate_{150}$ then
			TrapException
			endif
(	64	T:	if GPR[rs] = (immediate <sub>15</sub> ) <sup>48</sup>    immediate <sub>150</sub> then TrapException endif

#### **Exceptions:**

### **TGE** Trap If Greater Than Or Equal

TGE

31 26	25 2	1 20 16	15 6	5 0
SPECIAL 0 0 0 0 0 0 0	rs	rt	code	TGE 1 1 0 0 0 0
6	5	5	10	6

Format:

TGE rs, rt

#### **Description**:

The contents of general register *rt* are compared to the contents of general register *rs*. Considering both quantities as signed integers, if the contents of general register *rs* are greater than or equal to the contents of general register *rt*, a trap exception occurs.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

#### **Operation:**

32, 64 T: if GPR[rs] ≥ GPR[rt] then TrapException endif

#### **Exceptions:**

### **TGEI** Trap If Greater Than Or Equal Immediate

# TGEI

31 26	25 21	20 16	15 0	)
REGIMM 0 0 0 0 0 1	rs	TGEI 0 1 0 0 0	immediate	
6	5	5	16	

#### Format:

TGEI rs, immediate

#### **Description:**

The 16-bit *immediate* is sign-extended and compared to the contents of general register *rs*. Considering both quantities as signed integers, if the contents of general register *rs* are greater than or equal to the sign-extended *immediate*, a trap exception occurs.

#### **Operation:**

32	T: if GPR[rs] ≥ (immediate <sub>15</sub> ) <sup>16</sup>    immediate <sub>150</sub> then TrapException endif
64	T: if GPR[rs] ≥ (immediate <sub>15</sub> ) <sup>48</sup>    immediate <sub>150</sub> then TrapException endif

#### **Exceptions:**

# TGEIU Trap If Greater Than Or Equal Immediate Unsigned TGEIU

31 26	25 2 <sup>2</sup>	1 20 16	15	0
REGIMM 0 0 0 0 0 1	rs	TGEIU 0 1 0 0 1	immediate	
6	5	5	16	_

#### Format:

TGEIU rs, immediate

#### **Description:**

The 16-bit *immediate* is sign-extended and compared to the contents of general register *rs*. Considering both quantities as unsigned integers, if the contents of general register *rs* are greater than or equal to the sign-extended *immediate*, a trap exception occurs.

#### **Operation:**

64	T:	TrapException endif if (0    GPR[rs]) $\geq$ (0    (immediate <sub>15</sub> ) <sup>48</sup>    immediate <sub>150</sub> ) then TrapException
		TrapException

#### **Exceptions:**

### TGEU Trap If Greater Than Or Equal Unsigned TGEU

31	26	25	21	20	16	15	6	5	0
	ECIAL 0 0 0	rs		rt		со	de	TGEU 1 1 0 0 0 1	
	6	5		5		1	0	6	

#### Format:

TGEU rs, rt

#### **Description:**

The contents of general register *rt* are compared to the contents of general register *rs*. Considering both quantities as unsigned integers, if the contents of general register *rs* are greater than or equal to the contents of general register *rt*, a trap exception occurs.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

#### **Operation:**

T: if (0 || GPR[rs]) ≥ (0 || GPR[rt]) then TrapException endif

#### **Exceptions:**

TLBP

### **TLBP** Probe TLB For Matching Entry

31 26	25	24		6	5	0
COP0 0 1 0 0 0 0	CO 1		$\begin{smallmatrix}&&0\\0&0&0&0&0&0&0&0&0&0&0&0&0&0&0&0&0&0$		TLBF 0 0 1 0	
6	1		19		6	

#### Format:

TLBP

#### **Description:**

The *Index* register is loaded with the address of the TLB entry whose contents match the contents of the *EntryHi* register. If no TLB entry matches, the high-order bit of the *Index* register is set.

The architecture does not specify the operation of memory references associated with the instruction immediately after a TLBP instruction, nor is the operation specified if more than one TLB entry matches.

#### **Operation:**

32	2 T:	Index $\leftarrow$ 1    0 <sup>25</sup>    undefined <sup>6</sup>
		for i in 0TLBEntries–1
		if (TLB[i] <sub>9577</sub> = EntryHi <sub>3112)</sub> and (TLB[i] <sub>76</sub> or
		(TLB[i] <sub>7164</sub> = EntryHi <sub>70</sub> )) then
		$Index \leftarrow 0^{26} \parallel i_{50}$
		endif
		endfor
64	н Т:	Index← 1    0 <sup>25</sup>    undefined <sup>6</sup>
		for i in 0TLBEntries–1
		if (TLB[i] <sub>167141</sub> and not (0 <sup>15</sup>    TLB[i] <sub>216205</sub> ))
		= EntryHi <sub>39_13</sub> ) and not (0 <sup>15</sup>    TLB[i] <sub>216_205</sub> )) and
		$(TLB[i]_{140} \text{ or } (TLB[i]_{135,128} = EntryHi_{7,0}))$ then
		Index $\leftarrow 0^{26} \parallel i_{5,0}$
		endif
		endfor

**Exceptions:** 

# TLBR Read Indexed TLB Entry TLBR

31 26	25	24	6	5 0
COP0 0 1 0 0 0 0	CO 1	$\begin{smallmatrix}&&0\\0&0&0&0&0&0&0&0&0&0&0&0&0&0&0&0&0&0$		TLBR 0 0 0 0 0 1
6	1	19		6

Format:

TLBR

#### **Description:**

The *G* bit (which controls ASID matching) read from the TLB is written into both of the *EntryLo0* and *EntryLo1* registers.

The *EntryHi* and *EntryLo* registers are loaded with the contents of the TLB entry pointed at by the contents of the TLB *Index* register. The operation is invalid (and the results are unspecified) if the contents of the TLB *Index* register are greater than the number of TLB entries in the processor.

#### **Operation:**

32	T: PageMask $\leftarrow$ TLB[Index <sub>50</sub> ] <sub>12796</sub> EntryHi $\leftarrow$ TLB[Index <sub>50</sub> ] <sub>9564</sub> and not TLB[Index <sub>50</sub> ] <sub>12796</sub> EntryLo1 $\leftarrow$ TLB[Index <sub>50</sub> ] <sub>6332</sub> EntryLo0 $\leftarrow$ TLB[Index <sub>50</sub> ] <sub>310</sub>
64	T: PageMask ← TLB[Index <sub>50</sub> ] <sub>255192</sub> EntryHi ← TLB[Index <sub>50</sub> ] <sub>191128</sub> and not TLB[Index <sub>50</sub> ] <sub>255192</sub> EntryLo1 ← TLB[Index <sub>50</sub> ] <sub>12765</sub>    TLB[Index <sub>50</sub> ] <sub>140</sub> EntryLo0 ← TLB[Index <sub>50</sub> ] <sub>631</sub>    TLB[Index <sub>50</sub> ] <sub>140</sub>

#### **Exceptions:**

### TLBWI Write Indexed TLB Entry TLBWI

31 26	25	24	65	5 0
COP0 0 1 0 0 0 0	CO 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		TLBWI 0 0 0 0 1 0
6	1	19		6

Format:

TLBWI

#### **Description:**

The *G* bit of the TLB is written with the logical AND of the *G* bits in the *EntryLo0* and *EntryLo1* registers.

The TLB entry pointed at by the contents of the TLB *Index* register is loaded with the contents of the *EntryHi* and *EntryLo* registers.

The operation is invalid (and the results are unspecified) if the contents of the TLB *Index* register are greater than the number of TLB entries in the processor.

#### **Operation:**

32, 64T: TLB[Index<sub>5...0</sub>]  $\leftarrow$ 

PageMask || (EntryHi and not PageMask) || EntryLo1 || EntryLo0

#### **Exceptions:**

# TLBWR Write Random TLB Entry TLBWR

31 26	5 25	24	6	5	0
COP0 0 1 0 0 0 0	CO 1	$\begin{smallmatrix} 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 $			BWR ) 1 1 0
6	1	19			6

Format:

TLBWR

#### **Description:**

The *G* bit of the TLB is written with the logical AND of the *G* bits in the *EntryLo0* and *EntryLo1* registers.

The TLB entry pointed at by the contents of the TLB *Random* register is loaded with the contents of the *EntryHi* and *EntryLo* registers.

#### **Operation:**

32, 64T: TLB[Random<sub>5...0</sub>] ← PageMask || (EntryHi and not PageMask) || EntryLo1 || EntryLo0

#### **Exceptions:**

#### TLT TLT **Trap If Less Than** 21 20 6 5 31 26 25 16 15 0 TLT 1 1 0 0 1 0 SPECIAL code rs rt 000000 10 6 6 5 5

#### Format:

TLT rs, rt

#### **Description:**

The contents of general register *rt* are compared to general register *rs*. Considering both quantities as signed integers, if the contents of general register *rs* are less than the contents of general register *rt*, a trap exception occurs.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

#### **Operation:**

32, 64 T: if GPR[rs] < GPR[rt] then TrapException endif

#### **Exceptions**:

### TLT Trap If Less Than Immediate

# TLTI

31	26	25	21 20 1	6 15	0
	EGIMM 0 0 0 1	rs	TLTI 0 1 0 1 0	immediate	
	6	5	5	16	

#### Format:

TLTI rs, immediate

#### **Description:**

The 16-bit *immediate* is sign-extended and compared to the contents of general register *rs*. Considering both quantities as signed integers, if the contents of general register *rs* are less than the sign-extended *immediate*, a trap exception occurs.

#### **Operation:**

32	T: if GPR[rs] < (immediate <sub>15</sub> ) <sup>16</sup>    immediate <sub>150</sub> then TrapException endif
64	T: if GPR[rs] < (immediate <sub>15</sub> ) <sup>48</sup>    immediate <sub>150</sub> then TrapException endif

#### **Exceptions:**

### TLTIU Trap If Less Than Immediate Unsigned TLTIU

31	26	25 2	1 20 16	15	0
	REGIMM 0 0 0 0 0 1	rs	TLTIU 0 1 0 1 1	immediate	
	6	5	5	16	_

#### Format:

TLTIU rs, immediate

#### **Description:**

The 16-bit *immediate* is sign-extended and compared to the contents of general register *rs*. Considering both quantities as signed integers, if the contents of general register *rs* are less than the sign-extended *immediate*, a trap exception occurs.

#### **Operation:**

32	T: if (0    GPR[rs]) < (0    (immediate <sub>15</sub> ) <sup>16</sup>    immediate <sub>150</sub> ) then TrapException endif
64	T: if (0    GPR[rs]) < (0    (immediate <sub>15</sub> ) <sup>48</sup>    immediate <sub>150</sub> ) then TrapException endif

#### **Exceptions:**

### TLTU Trap If Less Than Unsigned TLTU

31	26	25	21	20	16	15		6	5	0
	ECIAL 0 0 0 0	rs		I	rt		code			LTU 0 0 1 1
	6	5			5		10			6

#### Format:

TLTU rs, rt

#### **Description:**

The contents of general register *rt* are compared to general register *rs*. Considering both quantities as unsigned integers, if the contents of general register *rs* are less than the contents of general register *rt*, a trap exception occurs.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

#### **Operation:**

32, 64T: if (0 || GPR[rs]) < (0 || GPR[rt]) then TrapException endif

#### **Exceptions:**

### TNE

#### Trap If Not Equal

### TNE

31	26	25 21	20 16	15 6	5 0
	SPECIAL 0 0 0 0 0 0 0	rs	rt	code	TNE 1 1 0 1 1 0
	6	5	5	10	6

#### Format:

TNE rs, rt

#### **Description**:

The contents of general register *rt* are compared to general register *rs*. If the contents of general register *rs* are not equal to the contents of general register *rt*, a trap exception occurs.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

#### **Operation:**

32, 64T:	if GPR[rs] ≠ GPR[rt] then
	TrapException
	endif

#### **Exceptions:**

### **TNEI** Trap If Not Equal Immediate

# TNEI

31	26	25	21 20 16	15 (	0
REGIMM 0 0 0 0 0 1		rs	TNEI 0 1 1 1 0	immediate	
6		5	5	16	-

#### Format:

TNEI rs, immediate

#### **Description:**

The 16-bit *immediate* is sign-extended and compared to the contents of general register *rs*. If the contents of general register *rs* are not equal to the sign-extended *immediate*, a trap exception occurs.

#### **Operation:**

32	T: if GPR[rs] ≠ (immediate <sub>15</sub> ) <sup>16</sup>    immediate <sub>150</sub> then TrapException endif
64	T: if GPR[rs] ≠ (immediate <sub>15</sub> ) <sup>48</sup>    immediate <sub>150</sub> then TrapException endif

#### **Exceptions:**

### XOR Exclusive Or

# XOR

31 26	25	21 20	16 15	11	10 6	5 0
SPECIAL 0 0 0 0 0 0 0	rs	rt		rd	0 0 0 0 0 0	XOR 1 0 0 1 1 0
6	5	5	; ;	5	5	6

#### Format:

XOR rd, rs, rt

#### **Description:**

The contents of general register *rs* are combined with the contents of general register *rt* in a bit-wise logical exclusive OR operation.

The result is placed into general register *rd*.

#### **Operation:**

32, 64 T:  $GPR[rd] \leftarrow GPR[rs]$  xor GPR[rt]

#### **Exceptions:**

### **XORI** Exclusive OR Immediate

# XORI

31	26	25 21	20 16	15	0
0	XORI 0 1 1 1 0	rs	rt	immediate	
	6	5	5	16	

#### Format:

XORI rt, rs, immediate

#### **Description:**

The 16-bit *immediate* is zero-extended and combined with the contents of general register *rs* in a bit-wise logical exclusive OR operation.

The result is placed into general register rt.

#### **Operation:**

32	T:	$GPR[rt] \leftarrow GPR[rs] \text{ xor } (0^{16} \parallel \text{immediate})$
64	T:	$GPR[rt] \leftarrow GPR[rs] \text{ xor } (0^{48} \parallel \text{immediate})$

#### **Exceptions:**

The remainder of this Appendix presents the opcode bit encoding for the CPU instruction set (ISA and extensions), as implemented by the R4000. Figure A-2 lists the R4000 Opcode Bit Encoding.

	2826		-		ode	_		_					
3129	0	1	2	3	4	5	6	7					
0	SPECIAL	REGIMM	J	JAL	BEQ	BNE	BLEZ	BGTZ					
1	ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI					
2	COP0	COP1	COP2	*	BEQL	BNEL	BLEZL	BGTZL					
3	DADDIE	DADDIUE	LDLE	LDRE	*	*	*	*					
4	LB	LH	LWL	LW	LBU	LHU	LWR	LWUε					
5	SB	SH	SWL	SW	SDLE	SDRE	SWR	CACHE					
6	LL	LWC1	LWC2	*	LLDE	LDC1	LDC2	LDε					
7	SC	SWC1	SWC2	*	SCDE	SDC1	SDC2	SDε					
	20			SPECIAL	function								
53	0	1	2	3	4	5	6	7					
0	SLL	*	SRL	SRA	SLLV	*	SRLV	SRAV					
1	JR	JALR	*	*	SYSCALL	BREAK	*	SYNC					
2	MFHI	MTHI	MFLO	MTLO	DSLLVε	*	DSRLVε	DSRAV					
3	MULT	MULTU	DIV	DIVU	DMULTE	DMULTUε	DDIVe	DDIVU					
4	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR					
5	*	*	SLT	SLTU	DADDE	DADDUE	DSUBε	DSUBU					
6	TGE	TGEU	TLT	TLTU	TEQ	*	TNE	*					
7	DSLLE	*	DSRLε	DSRAε	DSLL32ε	*	DSRL32ε	DSRA3					
	1816 <b>REGIMM rt</b>												
2019	0	1	2	3	4	5	6	7					
0	BLTZ	BGEZ	BLTZL	BGEZL	*	*	*	*					
1	TGEI	TGEIU	TLTI	TLTIU	TEQI	*	TNEI	*					
2	BLTZAL	BGEZAL	BLTZALL	BGEZALL	*	*	*	*					
3	*	*	*	*	*	*	*	*					
	00 04				<b>D</b>								
25, 24	2321 0	1	2	3 00	Pz rs 4	5	6	7					
0	MF	DMF	CF	γ	MT	DMTε	CT	γ					
1	BC	γ	γ	γ	γ	γ	γ	γ					
2 3				C	0								
5													

Figure A-2 R4000	Opcode l	Bit Encoding
------------------	----------	--------------

Appen	dix	A
-------	-----	---

	1816			COF	Pz rt			
2019	0	1	2	3	4	5	6	7
0	BCF	BCT	BCFL	BCTL	γ	γ	γ	γ
1	γ	γ	γ	γ	γ	γ	γ	γ
2	γ	γ	γ	γ	γ	γ	γ	γ
3	γ	γ	γ	γ	γ	γ	γ	γ
5 3	2 0	1	2	CP0 Funct	4	5	6	7
0	0	TLBR	TLBWI	ф	<b></b>	<b></b>	TLBWR	<u> </u>
1	TLBP	¢	¢	φ	¢	¢	φ	¢
2	ζ	φ	¢	¢	φ	¢	φ	¢
3	eret χ	¢	φ	φ	¢	ø	φ	¢
0	φ	¢	φ	φ	φ	φ	φ	¢
1	¢	¢	φ	φ	φ	φ	φ	¢
2	¢	¢	φ	φ	¢	¢	φ	¢
3	¢	¢	φ	φ	φ	φ	φ	¢

Figure A-2 (cont.) R4000 Opcode Bit Encoding

Key:

- \* Operation codes marked with an asterisk cause reserved instruction exceptions in all current implementations and are reserved for future versions of the architecture.
- $\gamma$  Operation codes marked with a gamma cause a reserved instruction exception. They are reserved for future versions of the architecture.
- $\delta \quad \mbox{Operation codes marked with a delta are valid only for R4000} \\ \mbox{processors with CP0 enabled, and cause a reserved instruction} \\ \mbox{exception on other processors.}$
- Operation codes marked with a phi are invalid but do not cause reserved instruction exceptions in R4000 implementations.
- $\xi$  Operation codes marked with a xi cause a reserved instruction exception on R4000 processors.
- $\chi$  Operation codes marked with a chi are valid only on R4000.
- E Operation codes marked with epsilon are valid when the processor is operating either in the Kernel mode or in the 64-bit non-Kernel (User or Supervisor) mode. These instructions cause a reserved instruction exception if 64-bit operation is not enabled in User or Supervisor mode.

### FPU Instruction Set Details

B

This appendix provides a detailed description of each floating-point unit (FPU) instruction (refer to Appendix A for a detailed description of the CPU instructions). The instructions are listed alphabetically, and any exceptions that may occur due to the execution of each instruction are listed after the description of each instruction. Descriptions of the immediate causes and the manner of handling exceptions are omitted from the instruction descriptions in this appendix (refer to Chapter 7 for detailed descriptions of floating-point exceptions and handling).

Figure B-3 at the end of this appendix lists the entire bit encoding for the constant fields of the floating-point instruction set; the bit encoding for each instruction is included with that individual instruction.

### **B.1 Instruction Formats**

There are three basic instruction format types:

- I-Type, or Immediate instructions, which include load and store operations
- M-Type, or Move instructions
- R-Type, or Register instructions, which include the twoand three-register floating-point operations.

The instruction description subsections that follow show how these three basic instruction formats are used by:

- Load and store instructions
- Move instructions
- Floating-Point computational instructions
- Floating-Point branch instructions

Floating-point instructions are mapped onto the MIPS coprocessor instructions, defining coprocessor unit number one (CP1) as the floatingpoint unit.

Each operation is valid only for certain formats. Implementations may support some of these formats and operations through emulation, but they only need to support combinations that are valid (marked *V* in Table B-1). Combinations marked *R* in Table B-1 are not currently specified by this architecture, and cause an unimplemented operation trap. They will be available for future extensions to the architecture.

MIPS R4000 Microprocessor User's Manual

	Source Format									
Operation	Single	Double	Word	Longword						
ADD	V	V	R	R						
SUB	V	V	R	R						
MUL	V	V	R	R						
DIV	V	V	R	R						
SQRT	V	V	R	R						
ABS	V	V	R	R						
MOV	V	V								
NEG	V	V	R	R						
TRUNC.L	V	V								
ROUND.L	V	V								
CEIL.L	V	V								
FLOOR.L	V	V								
TRUNC.W	V	V								
ROUND.W	V	V								
CEIL.W	V	V								
FLOOR.W	V	V								
CVT.S		V	V	V						
CVT.D	V		V	V						
CVT.W	V	V								
CVT.L	V	V								
С	V	V	R	R						

 Table B-1
 Valid FPU Instruction Formats

The coprocessor branch on condition true/false instructions can be used to logically negate any predicate. Thus, the 32 possible conditions require only 16 distinct comparisons, as shown in Table B-2 below.

(	Condition			Invalid			
Mnemonic		Code	Greater	Less	Equal	Unordered	Operation Exception If
True	False		Than	Than			Unordered
F	Т	0	F	F	F	F	No
UN	OR	1	F	F	F	Т	No
EQ	NEQ	2	F	F	Т	F	No
UEQ	OGL	3	F	F	Т	Т	No
OLT	UGE	4	F	Т	F	F	No
ULT	OGE	5	F	Т	F	Т	No
OLE	UGT	6	F	Т	Т	F	No
ULE	OGT	7	F	Т	Т	Т	No
SF	ST	8	F	F	F	F	Yes
NGLE	GLE	9	F	F	F	Т	Yes
SEQ	SNE	10	F	F	Т	F	Yes
NGL	GL	11	F	F	Т	Т	Yes
LT	NLT	12	F	Т	F	F	Yes
NGE	GE	13	F	Т	F	Т	Yes
LE	NLE	14	F	Т	Т	F	Yes
NGT	GT	15	F	Т	Т	Т	Yes

 Table B-2
 Logical Negation of Predicates by Condition True/False

### Floating-Point Loads, Stores, and Moves

All movement of data between the floating-point coprocessor and memory is accomplished by coprocessor load and store operations, which reference the floating-point coprocessor *General Purpose* registers. These operations are unformatted; no format conversions are performed and, therefore, no floating-point exceptions can occur due to these operations.

Data may also be directly moved between the floating-point coprocessor and the processor by *move to coprocessor* and *move from coprocessor* instructions. Like the floating-point load and store operations, move to/ from operations perform no format conversions and never cause floatingpoint exceptions.

An additional pair of coprocessor registers are available, called *Floating-Point Control* registers for which the only data movement operations supported are moves to and from processor *General Purpose* registers.

### **Floating-Point Operations**

The floating-point unit operation set includes:

- floating-point add
- floating-point subtract
- floating-point multiply
- floating-point divide
- floating-point square root
- convert between fixed-point and floating-point formats
- convert between floating-point formats
- floating-point compare

These operations satisfy the requirements of IEEE Standard 754 requirements for accuracy. Specifically, these operations obtain a result which is identical to an infinite-precision result rounded to the specified format, using the current rounding mode.

Instructions must specify the format of their operands. Except for conversion functions, mixed-format operations are not provided.

### **B.2 Instruction Notation Conventions**

In this appendix, all variable subfields in an instruction format (such as *fs, ft, immediate,* and so on) are shown in lower-case. The instruction name (such as ADD, SUB, and so on) is shown in upper-case.

For the sake of clarity, we sometimes use an alias for a variable subfield in the formats of specific instructions. For example, we use rs = base in the format for load and store instructions. Such an alias is always lower case, since it refers to a variable subfield.

In some instructions, the instruction subfields *op* and *function* can have constant 6-bit values. When reference is made to these instructions, upper-case mnemonics are used. For instance, in the floating-point ADD instruction we use *op* = COP1 and *function* = ADD. In other cases, a single field has both fixed and variable subfields, so the name contains both upper and lower case characters. Bit encodings for mnemonics are shown in Figure B-3 at the end of this appendix, and are also included with each individual instruction.

In the instruction description examples that follow, the *Operation* section describes the operation performed by each instruction using a high-level language notation.

### **Instruction Notation Examples**

The following examples illustrate the application of some of the instruction notation conventions:

Example #1:	
$GPR[rt] \leftarrow immediate    0^{16}$	
Sixteen zero bits are concatenated with an immediate value (typically 16 bits), and the 32-bit string (with the lower 16 bits set to zero) is assigned to General Purpose Register <i>rt</i> .	
Example #2:	
(immediate <sub>15</sub> ) <sup>16</sup>    immediate <sub>150</sub>	
Bit 15 (the sign bit) of an immediate value is extended for 16 bit positions, and the result is concatenated with bits 15 through 0 of the immediate value to form a 32-bit sign extended value.	

### **B.3 Load and Store Instructions**

In the R4000 implementation, the instruction immediately following a load may use the contents of the register being loaded. In such cases, the hardware *interlocks*, requiring additional real cycles, so scheduling load delay slots is still desirable, although not required for functional code.

The behavior of the load store instructions is dependent on the width of the *FGR*s.

- When the *FR* bit in the *Status* register equals zero, the *Floating*-*Point General* registers (*FGR*s) are 32-bits wide.
- When the *FR* bit in the *Status* register equals one, the *Floating*-*Point General* registers (*FGRs*) are 64-bits wide.

In the load and store operation descriptions, the functions listed in Table B-3 are used to summarize the handling of virtual addresses and physical memory.

Function	Meaning
AddressTranslation	Uses the TLB to find the physical address given the virtual address. The function fails and an exception is taken if the required translation is not present in the TLB.
LoadMemory	Uses the cache and main memory to find the contents of the word containing the specified physical address. The low-order two bits of the address and the <i>Access Type</i> field indicates which of each of the four bytes within the data word need to be returned. If the cache is enabled for this access, the entire word is returned and loaded into the cache.
StoreMemory	Uses the cache, write buffer, and main memory to store the word or part of word specified as data in the word containing the specified physical address. The low-order two bits of the address and the <i>Access Type</i> field indicates which of each of the four bytes within the data word should be stored.


 Table B-3
 Load and Store Common Functions

### Appendix B

Figure B-1 shows the I-Type instruction format used by load and store operations.

### I-Type (Immediate)

31		26	25	21	20	16	15 0				
	ор		ba	ase ft		ft	offset				
	6		:	5		5	16				
	ор	is	a 6-bit	operatio	on coo	de					
	base	is	the 5-b	it base	regist	er specif	ier				
	ft		is a 5-bit source (for stores) or destination (for loads) FPA register specifier								
	offset	is	is the 16-bit signed immediate offset								



All coprocessor loads and stores reference aligned data items. Thus, for word loads and stores, the access type field is always WORD, and the loworder two bits of the address must always be zero.

For doubleword loads and stores, the access type field is always DOUBLEWORD, and the low-order three bits of the address must always be zero.

Regardless of byte-numbering order (endianness), the address specifies that byte which has the smallest byte-address in the addressed field. For a big-endian machine, this is the leftmost byte; for a little-endian machine, this is the rightmost byte.

### **B.4 Computational Instructions**

Computational instructions include all of the arithmetic floating-point operations performed by the FPU.

Figure B-2 shows the R-Type instruction format used for computational operations.

R-Type (Register)

31		26	25	21	20	16	15	11	10	6	5		0
	COP1		f	mt		ft	fs			fd		function	
	6			5		5	5			5		6	
	COP1	i	is a 6-bit operation code										
	fmt	i	s a 5-b	oit forma	t spec	cifier							
	fs	i	s a 5-ł	oit sourc	e1 reg	gister							
	ft	i	is a 5-bit source2 register										
	fd	i	is a 5-bit destination register										
	functior	n is	is a 6-bit function field										
			Figure B-2 Computational Instruction Format										

The *function* field indicates the floating-point operation to be performed.

Each floating-point instruction can be applied to a number of operand *formats.* The operand format for an instruction is specified by the 5-bit *format* field; decoding for this field is shown in Table B-4.

Code	Mnemonic	Size	Format						
16	S	single	Binary floating-point						
17	D	double	Binary floating-point						
18	Reserved								
19		Rese	rved						
20	W	single	32-bit binary fixed-point						
21	L	longword	64-bit binary fixed-point						
22-31	Reserved								

Table B-4 Format Field Decoding

Table B-5 lists all floating-point instructions.

MIPS R4000 Microprocessor User's Manual

### Appendix B

Code (5: 0)	Mnemonic	Operation
0	ADD	Add
1	SUB	Subtract
2	MUL	Multiply
3	DIV	Divide
4	SQRT	Square root
5	ABS	Absolute value
6	MOV	Move
7	NEG	Negate
8	ROUND.L	Convert to 64-bit (long) fixed-point, rounded to nearest/ even
9	TRUNC.L	Convert to 64-bit (long) fixed-point, rounded toward zer
10	CEIL.L	Convert to 64-bit (long) fixed-point, rounded to $+\infty$
11	FLOOR.L	Convert to 64-bit (long) fixed-point, rounded to -∞
12	ROUND.W	Convert to single fixed-point, rounded to nearest/even
13	TRUNC.W	Convert to single fixed-point, rounded toward zero
14	CEIL.W	Convert to single fixed-point, rounded to $+\infty$
15	FLOOR.W	Convert to single fixed-point, rounded to – $\infty$
16-31	-	Reserved
32	CVT.S	Convert to single floating-point
33	CVT.D	Convert to double floating-point
34	-	Reserved
35	-	Reserved
36	CVT.W	Convert to 32-bit binary fixed-point
37	CVT.L	Convert to 64-bit (long) binary fixed-point
38-47	-	Reserved
48-63	С	Floating-point compare

Table B-5	Floating-Point Instructions and Operations
	Though a bint motifications and operations

I

In the following pages, the notation *FGR* refers to the 32 *General Purpose* registers *FGR0* through *FGR31* of the FPU, and *FPR* refers to the floating-point registers of the FPU.

- When the *FR* bit in the *Status* register (SR(26)) equals zero, only the even floating-point registers are valid and the 32 *General Purpose* registers of the FPU are 32-bits wide.
- When the *FR* bit in the *Status* register (SR(26)) equals one, both odd and even floating-point registers may be used and the 32 *General Purpose* registers of the FPU are 64-bits wide.

The following routines are used in the description of the floating-point operations to retrieve the value of an FPR or to change the value of an FGR:

```
value ← ValueFPR(fpr,fmt)
 if SR<sub>26</sub> = 1 then /* 64-bit wide FGRs */
      case fmt of
          S, W:
               value ← FGR[fpr]<sub>31...0</sub>
               return
          D. L:
               value ← FGR[fpr]
               return
      endcase
 elseif fpr<sub>0</sub> = 0 then /* valid specifier, 32-bit wide FGRs */
      case fmt of
          S, W:
               value ← FGR[fpr]
               return
          D, L:
               value ← FGR[fpr+1] || FGR[fpr]
               return
      endcase
 else /* undefined result for odd 32-bit reg #s */
      value \leftarrow undefined
 endif
```

```
StoreFPR(fpr, fmt, value)
 if SR_{26} = 1 then /* 64-bit wide FGRs */
      case fmt of
          S, W:
               FGR[fpr] \leftarrow undefined^{32} || value
               return
          D, L:
               FGR[fpr] ← value
               return
      endcase
 elseif fpr<sub>0</sub> = 0 then /* valid specifier, 32-bit wide FGRs */
      case fmt of
          S, W:
               FGR[fpr+1] \leftarrow undefined
               FGR[fpr] ← value
               return
          D, L:
               FGR[fpr+1] \leftarrow value_{63...32}
               FGR[fpr] \leftarrow value_{31...0}
               return
      endcase
 else /* undefined result for odd 32-bit reg #s */
      undefined_result
 endif
```

ABS.	fn	nt		F A	-loatin \bsolu	g-Po te Va	oint alue		Δ	BS.fr	nt
31	26	25	21	20	16	15	11	10	6	5	0
COP1 0 1 0 0 0	1	fmt		0 0	0 0 0 0		fs	fd		ABS 0 0 0 1 0 1	
6		5			5	1	5	5		6	

### Format:

ABS.fmt fd, fs

### **Description:**

The contents of the FPU register specified by *fs* are interpreted in the specified format and the arithmetic absolute value is taken. The result is placed in the floating-point register specified by *fd*.

The absolute value operation is arithmetic; a NaN operand signals invalid operation.

This instruction is valid only for single- and double-precision floatingpoint formats. The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

### **Operation:**

T: StoreFPR(fd, fmt, AbsoluteValue(ValueFPR(fs, fmt)))

### **Exceptions:**

Coprocessor unusable exception Coprocessor exception trap

### **Coprocessor Exceptions:**

Unimplemented operation exception Invalid operation exception

### ADD.fmt Floating-Point Add

### **ADD.fmt**

Γ	31	26	25	21	20	1	6	15		11	10		6	5		0
	COP1 01000	1	fn	nt		ft			fs			fd		0 (	ADD 0 0 0 0 0	
	6			5		5			5			5			6	

Format:

ADD.fmt fd, fs, ft

### **Description:**

The contents of the FPU registers specified by *fs* and *ft* are interpreted in the specified format and arithmetically added. The result is rounded as if calculated to infinite precision and then rounded to the specified format (*fmt*), according to the current rounding mode. The result is placed in the floating-point register (*FPR*) specified by *fd*.

This instruction is valid only for single- and double-precision floatingpoint formats. The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

### **Operation:**

T: StoreFPR (fd, fmt, ValueFPR(fs, fmt) + ValueFPR(ft, fmt))

### **Exceptions:**

Coprocessor unusable exception Floating-Point exception

### **Coprocessor Exceptions:**

Unimplemented operation exception Invalid operation exception Inexact exception Overflow exception Underflow exception

# BC1F Branch On FPA False (Coprocessor 1) BC1F

31 26	25 2	1 20 16 1	5 0	
COP1 0 1 0 0 0 1	BC 0 1 0 0 0	BCF 0 0 0 0 0	offset	
6	5	5	16	

### Format:

BC1F offset

### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the result of the last floating-point compare is false (zero), the program branches to the target address, with a delay of one instruction.

There must be at least one instruction between C.cond.fmt and BC1F.

### **Operation:**

32	T:	$\begin{array}{l} \text{condition} \leftarrow \text{not COC[1]} \\ \text{target} \leftarrow (\text{offset}_{15})^{14} \mid\mid \text{offset} \mid\mid 0^2 \\ \text{if condition then} \\ \text{PC} \leftarrow \text{PC} + \text{target} \\ \text{endif} \end{array}$
64	T:	$\begin{array}{l} \text{condition} \leftarrow \text{not COC[1]} \\ \text{target} \leftarrow \left(\text{offset}_{15}\right)^{46}    \text{ offset }    \ 0^2 \\ \text{if condition then} \\ \text{PC} \leftarrow \text{PC} + \text{target} \\ \text{endif} \end{array}$

### **Exceptions:**

## BC1FL Branch On FPU False Likely BC1FL (Coprocessor 1) BC1FL

31 26	25 2 <sup>-</sup>	1 20 16 <sup>2</sup>	15 C	)
COP1 0 1 0 0 0 1	BC 0 1 0 0 0	BCFL 0 0 0 1 0	offset	
6	5	5	16	-

### Format:

BC1FL offset

### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the result of the last floating-point compare is false (zero), the program branches to the target address, with a delay of one instruction. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

There must be at least one instruction between C.cond.fmt and BC1FL.

### **Operation:**

32	T–1: T:	condition $\leftarrow$ not COC[1] target $\leftarrow$ (offset <sub>15</sub> ) <sup>14</sup>    offset    0 <sup>2</sup>
	T+1:	if condition then $PC \leftarrow PC + target$
		else
		NullifyCurrentInstruction
		endif
64	T–1: T:	condition $\leftarrow$ not COC[1] target $\leftarrow$ (offset <sub>15</sub> ) <sup>46</sup>    offset    0 <sup>2</sup>
	T+1:	if condition then
		$PC \leftarrow PC + target$
		else
		NullifyCurrentInstruction
		endif

### **Exceptions:**

# BC1T Branch On FPU True (Coprocessor 1) BC1T

31 26	25 2	1 20 16	6 15 0	
COP1 0 1 0 0 0 1	BC 0 1 0 0 0	BCT 0 0 0 0 1	offset	
6	5	5	16	

### Format:

BC1T offset

### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the result of the last floating-point compare is true (one), the program branches to the target address, with a delay of one instruction.

There must be at least one instruction between C.cond.fmt and BC1T.

### **Operation:**

32	T:	$\begin{array}{l} \text{condition} \leftarrow \text{COC[1]} \\ \text{target} \leftarrow (\text{offset}_{15})^{14} \parallel \text{offset} \parallel 0^2 \\ \text{if condition then} \\  \text{PC} \leftarrow \text{PC} + \text{target} \\ \text{endif} \end{array}$
64	T:	$\begin{array}{l} \text{condition} \leftarrow \text{COC[1]} \\ \text{target} \leftarrow \left(\text{offset}_{15}\right)^{46} \parallel \text{offset} \parallel 0^2 \\ \text{if condition then} \\  \text{PC} \leftarrow \text{PC} + \text{target} \\ \text{endif} \end{array}$

### **Exceptions:**

# BC1TL Branch On FPU True Likely (Coprocessor 1) BC1TL

31 26	25 2	1 20 16	\$ 15	0
COP1 0 1 0 0 0 1	BC 0 1 0 0 0	BCTL 0 0 0 1 1	offset	
6	5	5	16	

### Format:

BC1TL offset

### **Description:**

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the result of the last floating-point compare is true (one), the program branches to the target address, with a delay of one instruction. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

There must be at least one instruction between C.cond.fmt and BC1TL.

### **Operation:**

32	T–1: T:	condition $\leftarrow$ COC[1] target $\leftarrow$ (offset <sub>15</sub> ) <sup>14</sup>    offset    0 <sup>2</sup>
	T+1:	if condition then
		$PC \leftarrow PC + target$
		else
		NullifyCurrentInstruction
		endif
64	T–1:	condition $\leftarrow$ COC[1]
	T:	target $\leftarrow$ (offset <sub>15</sub> ) <sup>46</sup>    offset    0 <sup>2</sup>
	T+1:	if condition then
		$PC \leftarrow PC + target$
		else
		NullifyCurrentInstruction
		endif

### **Exceptions:**

#### **Floating-Point C.cond.fmt** C.cond.fmt Compare 31 26 25 21 20 16 15 11 10 6 5 43 0 COP1 FC\* cond\* ft 0 fmt fs 010001 00000 6 5 5 5 5 2 4

### Format:

C.cond.fmt fs, ft

### **Description:**

The contents of the floating-point registers specified by *fs* and *ft* are interpreted in the specified format, *fmt*, and arithmetically compared.

A result is determined based on the comparison and the conditions specified in the *cond* field. If one of the values is a Not a Number (NaN), and the high-order bit of the *cond* field is set, an invalid operation exception is taken. After a one-instruction delay, the condition is available for testing with branch on floating-point coprocessor condition instructions. There must be at least one instruction between the compare and the branch.

Comparisons are exact and can neither overflow nor underflow. Four mutually-exclusive relations are possible results: less than, equal, greater than, and unordered. The last case arises when one or both of the operands are NaN; every NaN compares unordered with everything, including itself.

Comparisons ignore the sign of zero, so +0 = -0.

This instruction is valid only for single- and double-precision floatingpoint formats. The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

\*See "FPU Instruction Opcode Bit Encoding" at the end of Appendix B.

### C.cond.fmt Floating-Point Compare (continued)

### C.cond.fmt

### **Operation:**

) then
nt) imt)
or
f

### **Exceptions:**

Coprocessor unusable Floating-Point exception

### **Coprocessor Exceptions:**

Unimplemented operation exception Invalid operation exception

# CEIL.L.fmt Floating-Point CEIL.L.fmt Ceiling to Long Fixed-Point Format

31 2	6 25	21	20	16	15	11	10	6	5 0	
COP1 0 1 0 0 0 1		fmt	0 0	0		fs	f	d	CEIL.L 0 0 1 0 1 0	
6		5		5		5	!	5	6	

Format:

CEIL.L.fmt fd, fs

### **Description:**

The contents of the floating-point register specified by *fs* are interpreted in the specified source format, *fmt*, and arithmetically converted to the long fixed-point format. The result is placed in the floating-point register specified by *fd*.

Regardless of the setting of the current rounding mode, the conversion is rounded as if the current rounding mode is round to  $+\infty$  (2).

This instruction is valid only for conversion from single- or doubleprecision floating-point formats. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

When the source operand is an Infinity, NaN, or the correctly rounded integer result is outside of  $-2^{63}$  to  $2^{63}$ – 1, the Invalid operation exception is raised. If the Invalid operation is not enabled then no exception is taken and  $2^{63}$ –1 is returned.

### CEIL.L.fmt Floating-Point Ceiling to Long Fixed-Point Format (continued)

**Operation:** 

T: StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

### **Exceptions:**

Coprocessor unusable exception Floating-Point exception

### **Coprocessor Exceptions:**

Invalid operation exception Unimplemented operation exception Inexact exception Overflow exception **CEIL.L.fmt** 

### CEIL.W.fmt Floating-Point Ceiling to Single Fixed-Point Format

31 20	6 25 21	20 16	15 11	10 6	5 0
COP1 0 1 0 0 0 1	fmt	00000	fs	fd	CEIL.W 0 0 1 1 1 0
6	5	5	5	5	6

Format:

CEIL.W.fmt fd, fs

### **Description:**

The contents of the floating-point register specified by *fs* are interpreted in the specified source format, *fmt*, and arithmetically converted to the single fixed-point format. The result is placed in the floating-point register specified by *fd*.

Regardless of the setting of the current rounding mode, the conversion is rounded as if the current rounding mode is round to  $+\infty$  (2).

This instruction is valid only for conversion from a single- or doubleprecision floating-point formats. The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

When the source operand is an Infinity or NaN, or the correctly rounded integer result is outside of  $-2^{31}$  to  $2^{31}$ – 1, the Invalid operation exception is raised. If the Invalid operation is not enabled then no exception is taken and  $2^{31}$ –1 is returned.

### CEIL.W.fmt Floating-Point Ceiling to Single Fixed-Point Format (continued)

### **Operation:**

T: StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))

### **Exceptions:**

Coprocessor unusable exception Floating-Point exception

### **Coprocessor Exceptions:**

Invalid operation exception Unimplemented operation exception Inexact exception Overflow exception

# CFC1 Move Control Word From FPU (Coprocessor 1) CFC1

31 26	25 21	20 16	15 11	10	0
COP1 0 1 0 0 0 1	CF 0 0 0 1 0	rt	fs	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
6	5	5	5	11	

### Format:

CFC1 rt, fs

### **Description**:

The contents of the FPU control register *fs* are loaded into general register *rt*.

This operation is only defined when *fs* equals 0 or 31.

The contents of general register *rt* are undefined for the instruction immediately following CFC1.

### **Operation:**

32 T: temp  $\leftarrow$  FCR[fs] T+1: GPR[rt]  $\leftarrow$  temp 64 T: temp  $\leftarrow$  FCR[fs] T+1: GPR[rt]  $\leftarrow$  (temp<sub>31</sub>)<sup>32</sup> || temp

### **Exceptions:**

### CTC1 Move Control Word To FPU (Coprocessor 1) CTC1 31 26 25 21 20 16 15 11 10 0

51	20	20 ZT	20 10	10 11	110 0	<u>'</u>
	COP1 1 0 0 0 1	CT 0 0 1 1 0	rt	fs	0 000 0000 0000	
	6	5	5	5	11	-

#### Format:

CTC1 rt, fs

### **Description:**

The contents of general register *rt* are loaded into FPU control register *fs*. This operation is only defined when *fs* equals 0 or 31.

Writing to *Control Register 31*, the floating-point *Control/Status* register, causes an interrupt or exception if any cause bit and its corresponding enable bit are both set. The register will be written before the exception occurs. The contents of floating-point control register *fs* are undefined for the instruction immediately following CTC1.

### **Operation:**

32	T: T+1:	temp $\leftarrow$ GPR[rt] FCR[fs] $\leftarrow$ temp COC[1] $\leftarrow$ FCR[31] <sub>23</sub>
64	T: T+1:	$\begin{array}{l} temp \leftarrow \ GPR[rt]_{31\dots0} \\ FCR[fs] \ \leftarrow \ temp \\ COC[1] \leftarrow \ FCR[31]_{23} \end{array}$

### **Exceptions**:

Coprocessor unusable exception Floating-Point exception

### **Coprocessor Exceptions:**

Unimplemented operation exception Invalid operation exception Division by zero exception Inexact exception Overflow exception Underflow exception

### CVT.D.fmt Floating-Point Convert to Double Floating-Point Format

31	26	25	21	20	16	15		11	10	6	5 5		0
COP1 01000	1	fmt		0 (	0 0 0 0 0		fs			fd		CVT.D 1 0 0 0 0 1	
6		5			5		5			5		6	

Format:

CVT.D.fmt fd, fs

### **Description:**

The contents of the floating-point register specified by *fs* is interpreted in the specified source format, *fmt*, and arithmetically converted to the double binary floating-point format. The result is placed in the floating-point register specified by *fd*.

This instruction is valid only for conversions from single floating-point format, 32-bit or 64-bit fixed-point format.

If the single floating-point or single fixed-point format is specified, the operation is exact. The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

### **Operation:**

T: StoreFPR (fd, D, ConvertFmt(ValueFPR(fs, fmt), fmt, D))

### **Exceptions:**

Coprocessor unusable exception Floating-Point exception

### **Coprocessor Exceptions:**

Invalid operation exception Unimplemented operation exception Inexact exception Overflow exception Underflow exception

### CVT.L.fmt Flo Con Fixed

### Floating-Point Convert to Long Fixed-Point Format

CVT.L.fmt

31	26	25	21	20	16	15		11	10		6	5	0
COP1 0 1 0 0 0 7	1	fmt		0 (	0 0 0 0 0		fs			fd		CVT.L 1 0 0 1 0 1	
6		5			5		5			5		6	

Format:

CVT.L.fmt fd, fs

### **Description:**

The contents of the floating-point register specified by *fs* are interpreted in the specified source format, *fmt*, and arithmetically converted to the long fixed-point format. The result is placed in the floating-point register specified by *fd*. This instruction is valid only for conversions from single-or double-precision floating-point formats. The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero.

When the source operand is an Infinity, NaN, or the correctly rounded integer result is outside of  $-2^{63}$  to  $2^{63}$ –1, the Invalid operation exception is raised. If the Invalid operation is not enabled then no exception is taken and  $2^{63}$ –1 is returned.

### **Operation:**

T: StoreFPR (fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

### **Exceptions:**

Coprocessor unusable exception Floating-Point exception

### **Coprocessor Exceptions:**

Invalid operation exception Unimplemented operation exception Inexact exception Overflow exception

### CVT.S.fmt Floating-Point Convert to Single CVT.S.fmt Floating-Point Format

31	26	25	21	20	16	15	11	1_1(	)	6	5		0
COF 0 1 0 0		fmt		0 0	0		fs		fd			CVT.S 1 0 0 0 0 0	
6		5			5		5		5			6	

Format:

CVT.S.fmt fd, fs

### **Description:**

The contents of the floating-point register specified by *fs* are interpreted in the specified source format, *fmt*, and arithmetically converted to the single binary floating-point format. The result is placed in the floating-point register specified by *fd*. Rounding occurs according to the currently specified rounding mode.

This instruction is valid only for conversions from double floating-point format, or from 32-bit or 64-bit fixed-point format. The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

### **Operation:**

T: StoreFPR(fd, S, ConvertFmt(ValueFPR(fs, fmt), fmt, S))

### **Exceptions:**

Coprocessor unusable exception Floating-Point exception

### **Coprocessor Exceptions:**

Invalid operation exception Unimplemented operation exception Inexact exception Overflow exception Underflow exception

# CVT.W.fmt Floating-Point CVT.W.fmt Fixed-Point Format CVT.W.fmt

31 26	25 21	20 16	15 11	10 6	5 0
COP1 010001	fmt	0 0 0 0 0 0	fs	fd	CVT.W 1 0 0 1 0 0
6	5	5	5	5	6

Format:

CVT.W.fmt fd, fs

### **Description:**

The contents of the floating-point register specified by *fs* are interpreted in the specified source format, *fmt*, and arithmetically converted to the single fixed-point format. The result is placed in the floating-point register specified by *fd*. This instruction is valid only for conversion from a single-or double-precision floating-point formats. The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the *FR* bit in the *Status* register register equals one, both even and odd register numbers are valid.

When the source operand is an Infinity or NaN, or the correctly rounded integer result is outside of  $-2^{31}$  to  $2^{31}-1$ , an Invalid operation exception is raised. If Invalid operation is not enabled, then no exception is taken and  $2^{31}-1$  is returned.

### **Operation:**

T: StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))

### **Exceptions:**

Coprocessor unusable exception Floating-Point exception

### **Coprocessor Exceptions:**

Invalid operation exception Unimplemented operation exception Inexact exception Overflow exception

### **DIV.fmt** Floating-Point Divide

**DIV.fmt** 

31 26	25 21	20 16	15 11	10 6	5 0
COP1 0 1 0 0 0 1	fmt	ft	fs	fd	DIV 0 0 0 0 1 1
6	5	5	5	5	6

### Format:

DIV.fmt fd, fs, ft

### **Description:**

The contents of the floating-point registers specified by *fs* and *ft* are interpreted in the specified *format* and the value in the *fs* field is divided by the value in the *ft* field. The result is rounded as if calculated to infinite precision and then rounded to the specified format, according to the current rounding mode. The result is placed in the floating-point register specified by *fd*.

This instruction is valid for only single or double precision floating-point formats.

The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

### **Operation:**

T: StoreFPR (fd, fmt, ValueFPR(fs, fmt)/ValueFPR(ft, fmt))

### **Exceptions:**

Coprocessor unusable exception Floating-Point exception

### **Coprocessor Exceptions:**

Unimplemented operation exception	Invalid operation exception
Division-by-zero exception	Inexact exception
Overflow exception	Underflow exception

## DMFC1 Doubleword Move From DMFC1 Floating-Point Coprocessor DMFC1

31	26	25	21	20	16	15	11	10			0
COI 0 1 0 0		DN 0 0 0		rt		fs		000	0 0 0 0 0	0 0 00	
6			5	5	5	5			11		

#### Format:

DMFC1 rt, fs

### **Description:**

The contents of register *fs* from the floating-point coprocessor is stored into processor register *rt*.

The contents of general register *rt* are undefined for the instruction immediately following DMFC1.

The *FR* bit in the *Status* register specifies whether all 32 registers of the R4000 are addressable. When *FR* equals zero, this instruction is not defined when the least significant bit of *fs* is non-zero. When *FR* is set, *fs* may specify either odd or even registers.

### **Operation:**

64	T:	if SR <sub>26</sub> = 1 then /* 64-bit wide FGRs */
		data $\leftarrow FGR[fs]$
		elseif fs <sub>0</sub> = 0 then /* valid specifier, 32-bit wide FGRs */
		data $\leftarrow$ FGR[fs+1]    FGR[fs]
		else /* undefined for odd 32-bit reg #s */
		data $\leftarrow$ undefined <sup>64</sup>
		endif
	T+1:	GPR[rt] ← data

### **Exceptions:**

Coprocessor unusable exception

### **Coprocessor Exceptions:**

Unimplemented operation exception

### DMTC1 Doubleword Move To Floating-Point Coprocessor DMTC1

31	26	25 2	1 20	16	15	11	10			0
COP1 01000		DMT 0 0 1 0 1	rt		fs		000	0 0 0 0 0	0 0 00	
6		5	Ę	5	5			11		

### Format:

DMTC1 rt, fs

### **Description:**

The contents of general register *rt* are loaded into coprocessor register *fs* of the CP1.

The contents of floating-point register *fs* are undefined for the instruction immediately following DMTC1.

The *FR* bit in the *Status* register specifies whether all 32 registers of the R4000 are addressable. When *FR* equals zero, this instruction is not defined when the least significant bit of *fs* is non-zero. When *FR* equals one, *fs* may specify either odd or even registers.

### **Operation:**

64	T:	data $\leftarrow$ GPR[rt]
	T+1:	if SR <sub>26</sub> = 1 then /* 64-bit wide FGRs */ FGR[fs] $\leftarrow$ data elseif fs <sub>0</sub> = 0 then /*valid specifier, 32-bit wide valid FGRs */ FGR[fs+1] $\leftarrow$ data <sub>6332</sub> FGR[fs] $\leftarrow$ data <sub>310</sub> else /* undefined result for odd 32-bit reg #s */
		undefined_result
		endif

### **Exceptions:**

Coprocessor unusable exception

### **Coprocessor Exceptions:**

Unimplemented operation exception

### FLOOR.L.fmt Floating-Point Floor to Long Fixed-Point Format

31	26	25	21	20	16	15		11	10		6	5	0
COP1 01000	1		fmt	0 (	0000		fs			fd		FLOOR 0 0 1 0	
6			5		5		5			5		6	

Format:

FLOOR.L.fmt fd, fs

### **Description:**

The contents of the floating-point register specified by *fs* are interpreted in the specified source format, *fmt*, and arithmetically converted to the long fixed-point format. The result is placed in the floating-point register specified by *fd*.

Regardless of the setting of the current rounding mode, the conversion is rounded as if the current rounding mode is round to  $-\infty$  (3).

This instruction is valid only for conversion from single- or doubleprecision floating-point formats.

When the source operand is an Infinity, NaN, or the correctly rounded integer result is outside of  $-2^{63}$  to  $2^{63}$ – 1, the Invalid operation exception is raised. If the Invalid operation is not enabled then no exception is taken and  $2^{63}$ –1 is returned.

#### FLOOR.L.fmt Floating-Point Floor to Long Fixed-Point Format (continued)

#### **Operation:**

T: StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

#### **Exceptions:**

Coprocessor unusable exception Floating-Point exception

#### **Coprocessor Exceptions:**

#### FLOOR.W.fmt Floating-Point Floor to Single FLOOR.W.fmt Fixed-Point Format

31	26	25	21	20	16	15		11	10	6	5		0
COP1 0 1 0 0 0 1	1	fm	t	0 0	0 ) 0 0 0		fs			fd		FLOOR.W 0 0 1 1 1 1	
6		5			5		5			5		6	

#### Format:

FLOOR.W.fmt fd, fs

#### **Description:**

The contents of the floating-point register specified by *fs* are interpreted in the specified source format, *fmt*, and arithmetically converted to the single fixed-point format. The result is placed in the floating-point register specified by *fd*.

Regardless of the setting of the current rounding mode, the conversion is rounded as if the current rounding mode is round to  $-\infty$  (RM = 3).

This instruction is valid only for conversion from a single- or doubleprecision floating-point formats. The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

When the source operand is an Infinity or NaN, or the correctly rounded integer result is outside of  $-2^{31}$  to  $2^{31}$ –1, an Invalid operation exception is raised. If Invalid operation is not enabled, then no exception is taken and  $2^{31}$ –1 is returned.

#### FLOOR.W.fmt Floating-Point Floor to Single Fixed-Point Format (continued)

#### **Operation:**

T: StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))

#### **Exceptions:**

Coprocessor unusable exception Floating-Point exception

#### **Coprocessor Exceptions:**

# LDC1 Load Doubleword to FPU (Coprocessor 1)

# LDC1

3	1 26	25 21	20 16	15	0
	LDC1 1 1 0 1 0 1	base	ft	offset	
	6	5	5	16	_

#### Format:

LDC1 ft, offset(base)

#### **Description:**

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form an unsigned effective address.

In 32-bit mode, the contents of the doubleword at the memory location specified by the effective address is loaded into registers ft and ft+1 of the floating-point coprocessor. This instruction is not valid, and is undefined, when the least significant bit of ft is non-zero.

In 64-bit mode, the contents of the doubleword at the memory location specified by the effective address are loaded into the 64-bit register *ft* of the floating point coprocessor.

The *FR* bit of the *Status* register (SR<sub>26</sub>) specifies whether all 32 registers of the R4000 are addressable. If *FR* equals zero, this instruction is not defined when the least significant bit of *ft* is non-zero. If *FR* equals one, *ft* may specify either odd or even registers.

If any of the three least-significant bits of the effective address are nonzero, an address error exception takes place.

LDC1

## LDC1 Load Doubleword to FPU (Coprocessor 1) (continued)

#### **Operation:** $\begin{array}{l} \mathsf{vAddr} \leftarrow ((\mathsf{offset}_{15})^{16} \parallel \mathsf{offset}_{15\ldots 0}) + \mathsf{GPR}[\mathsf{base}] \\ \mathsf{vAddr} \leftarrow ((\mathsf{offset}_{15})^{48} \parallel \mathsf{offset}_{15\ldots 0}) + \mathsf{GPR}[\mathsf{base}] \end{array}$ 32 T: 64 T: 32,64 (pAddr, uncached) ← AddressTranslation (vAddr, DATA) data LoadMemory(uncached, DOUBLEWORD, pAddr, vAddr, DATA) if SR<sub>26</sub> = 1 then /\* 64-bit wide FGRs \*/ $FGR[ft] \leftarrow data$ elseif ft<sub>0</sub> = 0 then /\* valid specifier, 32-bit wide FGRs \*/ $\mathsf{FGR}[\mathsf{ft+1}] \gets \mathsf{data}_{63\dots32}$ $FGR[ft] \leftarrow data_{31...0}$ else /\* undefined result if odd \*/ undefined result endif

#### **Exceptions:**

Coprocessor unusable TLB refill exception TLB invalid exception Bus error exception Address error exception

# LWC1 Load Word to FPU (Coprocessor 1) LWC1 31 26 25 21 20 16 15 0 LWC1 base ft offset 0

5

#### Format:

6

LWC1 ft, offset(base)

5

#### **Description:**

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form an unsigned effective address. The contents of the word at the memory location specified by the effective address is loaded into register *ft* of the floating-point coprocessor.

16

The *FR* bit of the *Status* register specifies whether all 64-bit *Floating-Point* registers are addressable. If *FR* equals zero, LWC1 loads either the high or low half of the 16 even *Floating-Point* registers. If *FR* equals one, LWC1 loads the low 32-bits of both even and odd *Floating-Point* registers.

If either of the two least-significant bits of the effective address is non-zero, an address error exception occurs.

# LWC1

## Load Word to FPU (Coprocessor 1) (continued)

# LWC1

	Opera	tion:
32	T:	vAddr $\leftarrow ((\text{offset}_{15})^{16}    \text{ offset}_{150}) + \text{GPR[base]}$
64	T:	vAddr $\leftarrow ((\text{offset}_{15})^{48}    \text{ offset}_{150}) + \text{GPR[base]}$
32, 64		$\begin{array}{l} (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-13} \mid\mid (pAddr_{20} \mbox{ xor (ReverseEndian }\mid\mid 0^2)) \\ mem \leftarrow LoadMemory(uncached, WORD, pAddr, vAddr, DATA) \\ byte \leftarrow vAddr_{20} \mbox{ xor (BigEndianCPU }\mid\mid 0^2) \\ /* "mem" is aligned 64-bits from memory. Pick out correct bytes. */ \\ if SR_{26} = 1 \mbox{ then } /* \mbox{ 64-bit wide FGRs }*/ \\ FGR[ft] \leftarrow undefined^{32} \mid\mid mem_{31+8} \mbox{ byte}8 \mbox{ byte} \\ else /* \mbox{ 32-bit wide FGRs }*/ \\ FGR[ft] \leftarrow mem_{31+8} \mbox{ byte}8 \mbox{ byte} \\ endif \end{array}$

#### **Exceptions:**

Coprocessor unusable TLB refill exception TLB invalid exception Bus error exception Address error exception MFC1

### Move From FPU (Coprocessor 1)

## MFC1

31 20	6 25 2	1 20 1	6 15 1 <sup>7</sup>	1 10	0
COP1 010001	MF 0 0 0 0 0	rt	fs	0 000 0000 0000	
6	5	5	5	11	

Format:

MFC1 rt, fs

#### **Description:**

The contents of register *fs* from the floating-point coprocessor are stored into processor register *rt*.

The contents of register *rt* are undefined for the instruction immediately following MFC1.

The *FR* bit of the *Status* register specifies whether all 32 registers of the R4000 are addressable. If *FR* equals zero, MFC1 stores either the high or low half of the 16 even *Floating-Point* registers. If *FR* equals one, MFC1 stores the low 32-bits of both even and odd *Floating-Point* registers.

#### **Operation:**

32 T: data  $\leftarrow$  FGR[fs]<sub>31...0</sub> T+1: GPR[rt]  $\leftarrow$  data 64 T: data  $\leftarrow$  FGR[fs]<sub>31...0</sub> T+1: GPR[rt]  $\leftarrow$  (data<sub>31</sub>)<sup>32</sup> || data

#### **Exceptions:**

Coprocessor unusable exception

## **MOV.fmt** Floating-Point Move

**MOV.fmt** 

31	26	25	21	20	16	15	11	10		6	5	0
COP1 0 1 0 0 0	1	f	fmt	0 0	0		fs		fd		MO 0 0 0 1	
6			5		5		5		5		6	

#### Format:

MOV.fmt fd, fs

#### **Description:**

The contents of the FPU register specified by *fs* are interpreted in the specified *format* and are copied into the FPU register specified by *fd*.

The move operation is non-arithmetic; no IEEE 754 exceptions occur as a result of the instruction.

This instruction is valid only for single- or double-precision floating-point formats.

The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

#### **Operation:**

T: StoreFPR(fd, fmt, ValueFPR(fs, fmt))

#### **Exceptions:**

Coprocessor unusable exception Floating-Point exception

#### **Coprocessor Exceptions:**

Unimplemented operation exception

## MTC1 Move To FPU (Coprocessor 1)

#### 26 25 21 20 11 10 31 16 15 0 0 COP1 MT rt fs 010001 000 0000 0000 00100 6 5 5 5 11

#### Format:

MTC1 rt, fs

#### **Description:**

The contents of register *rt* are loaded into the FPU general register at location *fs*.

The contents of floating-point register *fs* is undefined for the instruction immediately following MTC1.

The *FR* bit of the *Status* register specifies whether all 32 registers of the R4000 are addressable. If *FR* equals zero, MTC1 loads either the high or low half of the 16 even *Floating-Point* registers. If *FR* equals one, MTC1 loads the low 32-bits of both even and odd *Floating-Point* registers.

#### **Operation:**

```
32,64 T:
T+
```

```
T: data \leftarrow GPR[rt]<sub>31...0</sub>
T+1: if SR<sub>26</sub> = 1 then /* 64-bit wide FGRs */
FGR[fs] \leftarrow undefined<sup>32</sup> || data
else /* 32-bit wide FGRs */
FGR[fs] \leftarrow data
endif
```

#### **Exceptions:**

Coprocessor unusable exception

MTC1

## MUL.fmt Floating-Point Multiply MUL.fmt

31	26	25	21	20		16	15		11	10		6	5		0
COP1 01000	1		fmt		ft			fs			fd		0	MUL 0 0 0 1 0	
6			5		5			5			5			6	

#### Format:

MUL.fmt fd, fs, ft

#### **Description:**

The contents of the floating-point registers specified by *fs* and *ft* are interpreted in the specified *format* and arithmetically multiplied. The result is rounded as if calculated to infinite precision and then rounded to the specified *format*, according to the current rounding mode. The result is placed in the floating-point register specified by *fd*.

This instruction is valid only for single- or double-precision floating-point formats.

The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

#### **Operation:**

T: StoreFPR (fd, fmt, ValueFPR(fs, fmt) \* ValueFPR(ft, fmt))

#### **Exceptions:**

Coprocessor unusable exception Floating-Point exception

#### **Coprocessor Exceptions:**

Unimplemented operation exception Invalid operation exception Inexact exception Overflow exception Underflow exception

## **NEG.fmt** Floating-Point Negate

## **NEG.fmt**

31 20	6 25	21	20	16	15	11	10	6	5		0
COP1 0 1 0 0 0 1	fı	mt	0 0	0 0 0 0		fs		fd		NEG 0 0 0 1 1 1	
6		5		5		5		5		6	

#### Format:

NEG.fmt fd, fs

#### **Description:**

The contents of the FPU register specified by *fs* are interpreted in the specified *format* and the arithmetic negation is taken (polarity of the signbit is changed). The result is placed in the FPU register specified by *fd*.

The negate operation is arithmetic; an NaN operand signals invalid operation.

This instruction is valid only for single- or double-precision floating-point formats. The operation is not defined if bit 0 of any register specification is set and the FR bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the FR bit in the *Status* register equals one, both even and odd register numbers are valid.

#### **Operation:**

T: StoreFPR(fd, fmt, Negate(ValueFPR(fs, fmt)))

#### **Exceptions:**

Coprocessor unusable exception Floating-Point exception

#### **Coprocessor Exceptions:**

Unimplemented operation exception Invalid operation exception

#### ROUND.L.fmt Floating-Point Round to Long Fixed-Point Format ROUND.L.fmt

31	26	25	21	20	16	15		11	10		6	5	0
COP1 010001		fr	nt	0 (	0000		fs			fd		ROUND.L 0 0 1 0 0 0	
6	·		5		5		5			5		6	

Format:

ROUND.L.fmt fd, fs

#### **Description:**

The contents of the floating-point register specified by *fs* are interpreted in the specified source format, *fmt*, and arithmetically converted to the long fixed-point format. The result is placed in the floating-point register specified by *fd*.

Regardless of the setting of the current rounding mode, the conversion is rounded as if the current rounding mode is round to nearest/even (0).

This instruction is valid only for conversion from single- or doubleprecision floating-point formats.

When the source operand is an Infinity, NaN, or the correctly rounded integer result is outside of  $-2^{63}$  to  $2^{63}$ – 1, the Invalid operation exception is raised. If the Invalid operation is not enabled then no exception is taken and  $2^{63}$ –1 is returned.

#### ROUND.L.fmt Floating-Point Round to Long Fixed-Point Format (continued)

#### **Operation:**

T: StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

#### **Exceptions:**

Coprocessor unusable exception Floating-Point exception

#### **Coprocessor Exceptions:**

## ROUND.W.fmt Floating-Point Round to Single Fixed-Point Format

ſ	31	26	25	21	20	16	15		11	10		6	5	0
	COP1 01000	1		fmt	0 (	0 0000		fs			fd		ROUND.W 0 0 1 1 0 0	
	6			5		5		5			5		6	

#### Format:

ROUND.W.fmt fd, fs

#### **Description:**

The contents of the floating-point register specified by *fs* are interpreted in the specified source format, *fmt*, and arithmetically converted to the single fixed-point format. The result is placed in the floating-point register specified by *fd*.

Regardless of the setting of the current rounding mode, the conversion is rounded as if the current rounding mode is round to the nearest/even (RM = 0).

This instruction is valid only for conversion from a single- or doubleprecision floating-point formats. The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

When the source operand is an Infinity or NaN, or the correctly rounded integer result is outside of  $-2^{31}$  to  $2^{31}$  –1, an Invalid operation exception is raised. If Invalid operation is not enabled, then no exception is taken and  $2^{31}$  –1 is returned.

## ROUND.W.fmt Floating-Point Round to Single Fixed-Point Format (continued)

#### **Operation:**

T: StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))

#### **Exceptions:**

Coprocessor unusable exception Floating-Point exception

#### **Coprocessor Exceptions:**

# SDC1 Store Doubleword from FPU (Coprocessor 1) SDC1

31 2	26 25	21	20	16 15	0	
SDC1 1 1 1 1 0		base	ft		offset	
6	·	5	5	•	16	

#### Format:

SDC1 ft, offset(base)

#### **Description:**

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form an unsigned effective address.

In 32-bit mode, the contents of registers ft and ft+1 from the floating-point coprocessor are stored at the memory location specified by the effective address. This instruction is not valid, and is undefined, when the least significant bit of ft is non-zero.

In 64-bit mode, the 64-bit register ft is stored to the contents of the doubleword at the memory location specified by the effective address. The *FR* bit of the *Status* register (SR<sub>26</sub>) specifies whether all 32 registers of the R4000 are addressable. When FR equals zero, this instruction is not defined if the least significant bit of ft is non-zero. If FR equals one, ft may specify either odd or even registers.

If any of the three least-significant bits of the effective address are nonzero, an address error exception takes place.

# SDC1 Store Doubleword from FPU (Coprocessor 1) (continued)

#### **Operation:** $vAddr \leftarrow (offset_{15})^{16} \parallel offset_{15...0}) + GPR[base]$ $vAddr \leftarrow (offset_{15})^{48} \parallel offset_{15...0}) + GPR[base]$ T: 32 T: 64 32,64 (pAddr, uncached) ← AddressTranslation (vAddr, DATA) if SR<sub>26</sub> = 1 /\* 64-bit wide FGRs \*/ data ← FGR[ft] elseif ft<sub>0</sub> = 0 then /\* valid specifier, 32-bit wide FGRs \*/ data $\leftarrow$ FGR[ft+1] || FGR[ft] else /\* undefined for odd 32-bit reg #s \*/ data $\leftarrow$ undefined<sup>64</sup> endif StoreMemory(uncached, DOUBLEWORD, data, pAddr, vAddr, DATA)

#### **Exceptions:**

Coprocessor unusable TLB refill exception TLB invalid exception TLB modification exception Bus error exception Address error exception

MIPS R4000 Microprocessor User's Manual

SDC1

# SQRT.fmt Floating-Point SQRT.fmt

31 26	25 21	20 16	15 11	10 6	5 0
COP1 010001	fmt	0 0 0 0 0 0	fs	fd	SQRT 0 0 0 1 0 0
6	5	5	5	5	6

#### Format:

SQRT.fmt fd, fs

#### **Description:**

The contents of the floating-point register specified by *fs* are interpreted in the specified *format* and the positive arithmetic square root is taken. The result is rounded as if calculated to infinite precision and then rounded to the specified *format*, according to the current rounding mode. If the value of *fs* corresponds to -0, the result will be -0. The result is placed in the floating-point register specified by *fd*.

This instruction is valid only for single- or double-precision floating-point formats.

The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

#### **Operation:**

T: StoreFPR(fd, fmt, SquareRoot(ValueFPR(fs, fmt)))

#### **Exceptions:**

Coprocessor unusable exception Floating-Point exception

#### **Coprocessor Exceptions:**

Unimplemented operation exception Invalid operation exception Inexact exception

## SUB.fmt Floating-Point Subtract

## SUB.fmt

31	26	25	21	20		16	15		11	10		6	5		0
COP1 0 1 0 0 0	1	fmt			ft			fs			fd			SUB 0 0 0 0 0 1	
6		5			5			5			5			6	

#### Format:

SUB.fmt fd, fs, ft

#### **Description:**

The contents of the floating-point registers specified by *fs* and *ft* are interpreted in the specified *format* and the value in th*e ft* field is subtracted from the value in the *fs* field. The result is rounded as if calculated to infinite precision and then rounded to the specified *format*, according to the current rounding mode. The result is placed in the floating-point register specified by *fd*. This instruction is valid only for single- or double-precision floating-point formats.

The operation is not defined if bit 0 of any register specification is set and the FR bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the FR bit in the *Status* register equals one, both even and odd register numbers are valid.

#### **Operation:**

T: StoreFPR (fd, fmt, ValueFPR(fs, fmt) - ValueFPR(ft, fmt))

#### **Exceptions:**

Coprocessor unusable exception Floating-Point exception

#### **Coprocessor Exceptions:**

Unimplemented operation exception Invalid operation exception Inexact exception Overflow exception Underflow exception

# SWC1 Store Word from FPU (Coprocessor 1) SWC1

31 26	25 21	20 16	15	0
SWC1 1 1 1 0 0 1	base	ft	offset	
6	5	5	16	

#### Format:

SWC1 ft, offset(base)

#### **Description:**

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form an unsigned effective address. The contents of register *ft* from the floating-point coprocessor are stored at the memory location specified by the effective address.

The *FR* bit of the *Status* register specifies whether all 64-bit floating-point registers are addressable.

If *FR* equals zero, SWC1 stores either the high or low half of the 16 even floating-point registers.

If *FR* equals one, SWC1 stores the low 32-bits of both even and odd floating-point registers.

If either of the two least-significant bits of the effective address are nonzero, an address error exception occurs.

## SWC1

#### Store Word from FPU (Coprocessor 1) (continued)

## SWC1

#### **Operation:** vAddr $\leftarrow$ ((offset<sub>15</sub>)<sup>16</sup> || offset<sub>15...0</sub>) + GPR[base] 32 T: vAddr $\leftarrow$ ((offset<sub>15</sub>)<sup>48</sup> || offset<sub>15...0</sub>) + GPR[base] 64 T: (pAddr, uncached) ← AddressTranslation (vAddr, DATA) 32, 64 pAddr $\leftarrow$ pAddr<sub>PSIZE-1...3</sub> / / (pAddr<sub>2...0</sub> xor (ReverseEndian || 0<sup>2</sup>)) byte $\leftarrow$ vAddr<sub>2...0</sub> xor (BigEndianCPU || 0<sup>2</sup>) /\* the bytes of the word are put in the correct byte lanes in \* "data" for a 64-bit path to memory \*/ if SR<sub>26</sub> = 1 then /\* 64-bit wide FGRs \*/ $data \leftarrow \mathsf{FGR[ft]}_{63\text{-}8^*byte\dots 0} \parallel 0^{8^*byte}$ else /\* 32-bit wide FGRs \*/ data $\leftarrow 0^{32-8*byte} \parallel FGR[ft] \parallel 0^{8*byte}$ endif StoreMemory (uncached, WORD, data, pAddr, vAddr, DATA)

#### **Exceptions:**

Coprocessor unusable TLB refill exception TLB invalid exception TLB modification exception Bus error exception Address error exception

#### TRUNC.L.fmt Floating-Point Truncate to Long Fixed-Point Format

31	26	25	21	20	16	15		11	10		6	5		0
COP1 01000	1		fmt	0	0000		fs			fd			TRUNC.L 0 0 1 0 01	
6			5		5		5			5			6	

Format:

TRUNC.L.fmt fd, fs

#### **Description:**

The contents of the floating-point register specified by *fs* are interpreted in the specified source format, *fmt*, and arithmetically converted to the long fixed-point format. The result is placed in the floating-point register specified by *fd*.

Regardless of the setting of the current rounding mode, the conversion is rounded as if the current rounding mode is round toward zero (1).

This instruction is valid only for conversion from single- or doubleprecision floating-point formats.

When the source operand is an Infinity, NaN, or the correctly rounded integer result is outside of  $-2^{63}$  to  $2^{63}-1$ , the Invalid operation exception is raised. If the Invalid operation is not enabled then no exception is taken and  $2^{63}-1$  is returned.

#### TRUNC.L.fmt Floating-Point Truncate to Long Fixed-Point Format (continued)

#### **Operation:**

T: StoreFPR(fd, L, ConvertFmt(ValueFPR(fs, fmt), fmt, L))

#### **Exceptions:**

Coprocessor unusable exception Floating-Point exception

#### **Coprocessor Exceptions:**

#### TRUNC.W.fmt Floating-Point Truncate to Single Fixed-Point Format

31 26	6 25 21	20 16	15 11	10 6	5 0
COP1 010001	fmt	0 0 0 0 0 0	fs	fd	TRUNC.W 0 0 1 1 0 1
6	5	5	5	5	6

#### Format:

TRUNC.W.fmt fd, fs

#### **Description:**

The contents of the FPU register specified by *fs* are interpreted in the specified source format *fmt* and arithmetically converted to the single fixed-point format. The result is placed in the FPU register specified by *fd*.

Regardless of the setting of the current rounding mode, the conversion is rounded as if the current rounding mode is round toward zero (RM = 1).

This instruction is valid only for conversion from a single- or doubleprecision floating-point formats. The operation is not defined if bit 0 of any register specification is set and the *FR* bit in the *Status* register equals zero, since the register numbers specify an even-odd pair of adjacent coprocessor general registers. When the *FR* bit in the *Status* register equals one, both even and odd register numbers are valid.

When the source operand is an Infinity or NaN, or the correctly rounded integer result is outside of  $-2^{31}$  to  $2^{31-1}$ , an Invalid operation exception is raised. If Invalid operation is not enabled, then no exception is taken and  $-2^{31}$  is returned.

## TRUNC.W.fmt Floating-Point TRUNC.W.fmt Truncate to Single Fixed-Point Format (continued)

#### **Operation:**

T: StoreFPR(fd, W, ConvertFmt(ValueFPR(fs, fmt), fmt, W))

#### **Exceptions:**

Coprocessor unusable exception Floating-Point exception

#### **Coprocessor Exceptions:**

	2826			Орсс	ode			
3129_	0	1	2	3	4	5	6	7
0								
1								
2		COP1						
3								
4								
5								
6		LWC1				LDC1		
7		SWC1				SDC1		
2524	0 MF	1 DMFη	2 CF	3 δ	4 MT	5 DMTη	6 CT	7 δ
-		1	2	3	4	5	6	7
1	BC	δ	δ	δ	δ	δ	δ	δ
2	S	D	δ	δ	W	Lη	δ	δ
3	δ	δ	δ	δ	δ	δ	δ	δ
	1816			br				
2019		1	2	3	4	5	6	7
0	BCF	BCT	BCFL	BCTL	γ	γ	γ	γ
1	γ	γ	γ	γ	γ	γ	γ	γ
2	γ	γ	γ	γ	γ	γ	γ	γ
3	γ	γ	γ	γ	γ	γ	γ	γ
_								

## FPU Instruction Opcode Bit Encoding

Figure B-3 Bit Encoding for FPU Instructions

#### Appendix B

	- 20 function											
53	0	1	2	3	4	5	6	7				
0	ADD	SUB	MUL	DIV	SQRT	ABS	MOV	NEG				
1	ROUND.Lη	TRUNC.Lη	CEIL.Lη	FLOOR.Lη	ROUND.W	TRUNC.W	CEIL.W	FLOOR.W				
2	δ	δ	δ	δ	δ	δ	δ	δ				
3	δ	δ	δ	δ	δ	δ	δ	δ				
4	CVT.S	CVT.D	δ	δ	CVT.W	CVT.Lη	δ	δ				
5	δ	δ	δ	δ	δ	δ	δ	δ				
6	C.F	C.UN	C.EQ	C.UEQ	C.OLT	C.ULT	C.OLE	C.ULE				
7	C.SF	C.NGLE	C.SEQ	C.NGL	C.LT	C.NGE	C.LE	C.NGT				

Figure B-3 (cont.) Bit Encoding for FPU Instructions

Key:

- $\gamma$  Operation codes marked with a gamma cause a reserved instruction exception. They are reserved for future versions of the architecture.
- $\delta$  Operation codes marked with a delta cause unimplemented operation exceptions in all current implementations and are reserved for future versions of the architecture.
- η Operation codes marked with an eta are valid only when MIPS III instructions are enabled. Any attempt to execute these without MIPS III instructions enabled causes an unimplemented operation exception.