Bibliography

[Return to my homepage]

[1]

C. Ababei and K. Bazargan. Placement method targeting predictability robustness and performance. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 81-85, San Jose, CA, November 9-13 2003.

[2]

W. Abadeer and W. Ellis. Behavior of NBTI under AC dynamic circuit conditions. In International Reliability Physics Symposium (IRPS), pages 17-22, Dallas, TX, March 30-April 4 2003.

[3]

S. Abbaspour, M. Pedram, A. Ajami, and C. Kashyap. Fast interconnect and gate timing analysis for performance optimization. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14(12):1383-1388, December 2006.

[4]

S. Abbaspour, R. Banerji, P. Feldmann, and D. D. Ling. Efficient variational interconnect modeling for statistical timing analysis by combined sensitivity analysis and model-order reduction. In ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU-07), pages 86-91, Austin, Texas, February 26-27 2007.

[5]

S. Abbaspour, H. Fatemi, and M. Pedram. Parametrized non-gaussian variational gate timing analysis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 26(8):1495-1508, August 2007.

[6]

A. Abdollahi, F. Fallah, and M. Pedram. Runtime mechanisms for leakage current reduction in CMOS VLSI circuits. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 213-218, Monterey, California, August 12-14 2002.

[7]

A. Abdollahi, F. Fallah, and M. Pedram. Leakage current reduction in sequential circuits by modifying the scan chains. In IEEE International Symposium on Quality Electronic Design (ISQED), pages 49-54, San Jose, CA, March 24-26 2003.

[8]

A. Abdollahi, F. Fallah, and M. Pedram. Leakage current reduction in CMOS VLSI circuits by input vector control. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(2):140-154, February 2004.

[9]

A. Abdollahi, F. Fallah, and M. Pedram. An effective power mode transition technique in MTCMOS circuits. In ACM/IEEE 42nd Design Automation Conference (DAC-05), pages 37-42, Anaheim, CA, June 13-17 2005.

[10]

A. Abdollahi and M. Pedram. A new canonical form for fast boolean matching in logic synthesis and verification. In ACM/IEEE 42nd Design Automation Conference (DAC-05), pages 379-384, Anaheim, CA, June 13-17 2005.

[11]

A. Abdollahi. Probabilistic decision diagrams for exact probabilistic analysis. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 266-272, San Jose, CA, November 5-8 2007.

[12]

A. I. Abou-Seido, B. Nowak, and C. Chu. Fitted elmore delay: a simple and accurate interconnect delay model. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(7):691-696, July 2004.

[13]

J. A. Abraham and W. K. Fuchs. Fault and error models for VLSI. In Proceedings of the IEEE, pages 639-654, May 1986. Published as Proceedings of the IEEE, volume 74, number 5.

[14]

J. A. Abraham and H-C. Shih. Testing of MOS VLSI circuits. In International Symposium on Circuits and Systems, Kyoto, Japan, June 5-7 1985.

[15]

J. Abraham. Power calculation and modeling in deep submicron. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 124-126, Monterey, CA, August 10-12 1998.

[16]

M. H. Abu-Rahma, K. Chowdhury, J. Wang, Z. Chen, S.-S. Yoon, and M. Anis. A methodology for statistical estimation of read access yield in srams. In ACM/IEEE 45th Design Automation Conference (DAC-08), pages 205-210, Anaheim, CA, June 8-13 2008.

[17]

M. H. Abu-Rahma and M. Anis. A statistical design-oriented delay variation model accounting for within-die variations. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27(11):1983-1995, November 2008.

[18]

Y. Abulafia and A. Kornfeld. Estimation of FMAX and ISB in microprocessors. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 13(10):1205-1209, October 2005.

[19]

E. Acar, S. Nassif, Y. Liu, and L. T. Pileggi. Assessment of true worst case circuit performance under interconnect parameter variations. In IEEE International Symposium on Quality Electronic Design (ISQED), pages 431-436, San Jose, CA, March 26-28 2001.

[20]

E. Acar, F. Dartu, and L. Pileggi. TETA: Transistor-level waveform evaluation for timing analysis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 21(5):605-616, May 2002.

[21]

E. Acar, S. Nassif, Y. Liu, and L. T. Pileggi. Time-domain simulation of variational interconnect models. In IEEE International Symposium on Quality Electronic Design (ISQED), pages 419-424, San Jose, CA, March 18-21 2002.

[22]

E. Acar, A. Devgan, R. Rao, F. Liu, H. Su, S. Nassif, and J. Burns. Leakage and leakage sensitivity computation for combinational circuits. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 96-99, Seoul, Korea, August 25-27 2003.

[23]

G. Acciani, D. Congedo, and B. Dilecce. Improving the computational efficiency of the tree relaxation method for an iterative solution of linear circuit equations. IEEE Transactions on Computer-Aided Design, 10(5):668-670, May 1991.

[24]

B. D. Ackland and R. A. Clark. Event-EMU : an event driven timing simulator for MOS VLSI circuits. In IEEE International Conference on Computer-Aided Design, pages 80-83, 1989.

[25]

B. Ackland and C. Nicol. High performance dsps - what's hot and what's not? In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 1-6, Monterey, CA, August 10-12 1998.

[26]

D. Adler. SIMMOS: a multiple-delay switch-level simulator. In 23rd ACM/IEEE Design Automation Conference, pages 159-163, Las Vegas, NV, June 29 - July 2 1986.

[27]

D. Adler. A dynamically-directed switch model for MOS logic simulation. In 25th ACM/IEEE Design Automation Conference, pages 506-511, Anaheim, CA, June 12-15 1988.

[28]

D. Adler. Switch-level simulation using dynamic graph algorithms. IEEE Transactions on Computer-Aided Design, 10(3):346-355, March 1991.

[29]

A. Agarwal, D. Blaauw, and V. Zolotov. Statistical clock skew analysis considering intra-die process variations. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 914-921, San Jose, CA, November 9-13 2003.

[30]

A. Agarwal, D. Blaauw, and V. Zolotov. Statistical timing analysis for intra-die process variations with spatial correlations. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 900-907, San Jose, CA, November 9-13 2003.

[31]

A. Agarwal, D. Blaauw, V. Zolotov, and S. Vrudhula. Computation and refinement of statistical bounds on circuit delay. In ACM/IEEE 40th Design Automation Conference (DAC-03), pages 348-353, Anaheim, CA, June 2-6 2003.

[32]

A. Agarwal, V. Zolotov, and D. T. Blaauw. Statistical timing analysis using bounds and selective enumeration. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(9):1243-1260, September 2003.

[33]

K. Agarwal, D. Sylvester, and D. Blaauw. An effective capacitance based driver output model for on-chip RLC interconnects. In ACM/IEEE 40th Design Automation Conference (DAC-03), pages 376-381, Anaheim, CA, June 2-6 2003.

[34]

K. Agarwal, D. Sylvester, and D. Blaauw. Simple metrics for slew rate of RC circuits based on two circuit moments. In ACM/IEEE 40th Design Automation Conference (DAC-03), pages 950-953, Anaheim, CA, June 2-6 2003.

[35]

A. Agarwal, F. Dartu, and D. Blaauw. Statistical gate delay model considering multiple input switching. In ACM/IEEE 41st Design Automation Conference (DAC-04), pages 658-663, San Diego, CA, June 7-11 2004.

[36]

A. Agarwal, C.-H. Kim, S. Mukhopadhyay, and K. Roy. Leakage in nano-scale technologies: mechanisms, impact and design considerations. In ACM/IEEE 41st Design Automation Conference (DAC-04), pages 6-11, San Diego, CA, June 7-11 2004.

[37]

A. Agarwal, V. Zolotov, and D. T. Blaauw. Statistical clock skew analysis considering intradie-process variations. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(8):1231-1242, August 2004.

[38]

K. Agarwal, D. Sylvester, and D. Blaauw. A library compatible driver output model for on-chip RLC transmission lines. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(1):128-136, January 2004.

[39]

K. Agarwal, D. Sylvester, and D. Blaauw. A simple metric for slew rate of RC circuits based on two circuit moments. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(9):1346-1354, September 2004.

[40]

K. Agarwal, D. Sylvester, D. Blaauw, F. Liu, S. Nassif, and S. Vrudhula. Variational delay metrics for interconnect timing analysis. In ACM/IEEE 41st Design Automation Conference (DAC-04), pages 381-384, San Diego, CA, June 7-11 2004.

[41]

A. Agarwal, K. Chopra, D. Blaauw, and V. Zolotov. Circuit optimization using statistical static timing analysis. In ACM/IEEE 42nd Design Automation Conference (DAC-05), pages 321-324, Anaheim, CA, June 13-17 2005.

[42]

A. Agarwal, K. Kang, S. K. Bhunia, J. D. Gallagher, and K. Roy. Effectiveness of low power dual-vt designs in nano-scale technologies under process parameter variations. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 14-19, San Diego, CA, August 8-10 2005.

[43]

A. Agarwal, K. Kang, and K. Roy. Accurate estimation and modeling of total chip leakage considering inter- & intra-die process variations. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD-05), pages 736-741, San Jose, CA, November 6-10 2005.

[44]

K. Agarwal, M. Agarwal, D. Sylvester, and D. Blaauw. Statistical interconnect metrics for physical-design optimization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(7):1273-1288, July 2006.

[45]

K. Agarwal, D. Sylvester, and D. Blaauw. Modeling and analysis of crosstalk noise in coupled RLC interconnects. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(5):892-901, May 2006.

[46]

K. Agarwal, R. Rao, D. Sylvester, and R. Brown. Parametric yield analysis and optimization in leakage dominated technologies. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 15(6):613-623, June 2007.

[47]

M. Agarwal, B. C. Paul, M. Zhang, and S. Mitra. Circuit failure prediction and its application to transistor aging. In ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU-07), pages 98-105, Austin, Texas, February 26-27 2007.

[48]

M. Agarwal, V. Balakrishnan, A. Bhuyan, K. Kim, M. Mizuno, B. C. Paul, W. Wang, Y. Cao, and S. Mitra. Optimized circuit failure prediction for aging: practicality and promise. In ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU-08), pages 116-119, Monterey, CA, February 25-26 2008.

[49]

A. Agarwal and M. Levy. The KILL rule for multicore. In ACM/IEEE 44th Design Automation Conference (DAC-07), pages 750-753, San Diego, CA, June 4-8 2007.

[50]

K. Agarwal and F. Liu. Efficient computation of current flow in signal wires for reliability analysis. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 741-746, San Jose, CA, November 5-8 2007.

[51]

K. Agarwal and S. Nassif. Statistical analysis of SRAM cell stability. In ACM/IEEE 43rd Design Automation Conference (DAC-06), pages 57-62, San Francisco, CA, July 24-28 2006.

[52]

K. Agarwal and S. Nassif. Characterizing process variation in nanometer CMOS. In ACM/IEEE 44th Design Automation Conference (DAC-07), pages 396-399, San Diego, CA, June 4-8 2007.

[53]

K. Agarwal and S. Nassif. The impact of random device variation on SRAM cell stability in sub-90nm CMOS technologies. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16(1):86-97, January 2008.

[54]

A. Agarwal and K. Roy. A noise tolerant cache design to reduce gate and sub-threshold leakage in the nanometer regime. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 18-21, Seoul, Korea, August 25-27 2003.

[55]

A. Agarwal and R. Vermuri. Hierarchical performance macromodels of feasible regions for synthesis of analog and RF circuits. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD-05), pages 430-436, San Jose, CA, November 6-10 2005.

[56]

B. N. Agarwala, M. J. Attardo, and P. Ingraham. Dependence of electromigration-induced failure time on length and width of aluminum thin-film conductors. Journal of Applied Physics, 41(10):3954-3960, September 1970.

[57]

R. Aggrawal, R. Murgai, and M. Fujita. Speeding up technology-independent timing optimization by network partitioning. In IEEE/ACM International Conference on Computer-Aided Design, pages 83-90, San Jose, CA, November 9-13 1997.

[58]

Y. Aghaghiri, F. Fallah, and M. Pedram. Irredundant address bus encoding for low power. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 182-187, Huntington Beach, California, August 6-7 2001.

[59]

Y. Aghaghiri, F. Fallah, and M. Pedram. ALBORZ: address level bus power optimization. In IEEE International Symposium on Quality Electronic Design (ISQED), pages 470-475, San Jose, CA, March 18-21 2002.

[60]

Y. Aghaghiri, F. Fallah, and M. Pedram. Reducing transitions on memory buses using sector-based encoding technique. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 190-195, Monterey, California, August 12-14 2002.

[61]

Y. Aghaghiri, F. Fallah, and M. Pedram. Transition reduction in memory buses using sector-based encoding techniques. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(8):1164-1174, August 2004.

[62]

A. Agnihotri, M. C. Yildiz, A. Khatkhate, A. Mathur, S. Ono, and P. H. Madden. Fractional cut: improved recursive bisection placement. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 307-310, San Jose, CA, November 9-13 2003.

[63]

V. D. Agrawal, K-T Cheng, and P. Agrawal. CONTEST: a concurrent test generator for sequential circuits. In 25th ACM/IEEE Design Automation Conference, pages 84-89, Anaheim, CA, June 12-15 1988.

[64]

V. D. Agrawal, K-T. Cheng, and P. Agrawal. A directed search method for test generation using a concurrent simulator. IEEE Transactions on Computer-Aided Design, 8(2):131-138, February 1989.

[65]

A. Agrawal, H. Li, and K. Roy. DRG-cache: A data retention gated-ground cache for low power. In ACM/IEEE 39th Design Automation Conference (DAC-02), pages 473-478, New Orleans, LA, June 10-14 2002.

[66]

P. Agrawal and S. M. Reddy. Test generation at MOS level. In IEEE International Conference on Computers, Systems, and Signal Processing, pages 1116-1119, Bangalore, India, Dec. 10-12 1984.

[67]

V. D. Agrawal and S. C. Seth. Probabilistic testability. In IEEE International Conference on Computer Design: VLSI in Computers, pages 562-565, Port Chester, NY, Oct. 7-10 1985.

[68]

V. D. Agrawal. Information theory in digital testing - a new approach to functional test pattern generation. In IEEE International Conference on Circuits and Computers, pages 928-931, Port Chester, NY, Oct. 1-3 1980.

[69]

V. D. Agrawal. An information theoretic approach to digital fault testing. IEEE Transactions on Computers, C-30(8):582-587, August 1981.

[70]

P. Agrawal. Test generation at switch-level. In IEEE International Conference on Computer-Aided Design, pages 128-130, Santa Clara, CA, Nov. 12-15 1984.

[71]

R. Ahmadi and F. N. Najm. Timing analysis in presence of power supply and ground voltage variations. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 176-183, San Jose, CA, November 9-13 2003.

[72]

E. Ahmed and J. Rose. The effect of LUT and cluster size on deep-submicron FPGA performance and density. IEEE Transactions on Very Large Scale Intergration (VLSI) Systems, 12(3):288-298, March 2004.

[73]

R. Aitken and S. Becker. Cell library techniques using advanced transistor structures. In International Conference on Integrated Circuit Design and Technology (ICICDT), pages 199-204, Austin, TX, May 17-20 2004.

[74]

A. A. Ajami, K. Banerjee, and M. Pedram. Analysis of substrate thermal gradient effects on optimal buffer insertion. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 44-48, San Jose, CA, November 4-8 2001.

[75]

A. H. Ajami, K. Banerjee, M. Pedram, and L. P.P.P. van Ginneken. Analysis of non-uniform temperature-dependent interconnect performance in high performance ics. In ACM/IEEE 38th Design Automation Conference (DAC-01), pages 567-572, Las Vegas, NV, June 18-22 2001.

[76]

A. H. Ajami, K. Banerjee, and M. Pedram. Modeling and analysis of nonuniform substrate temperature effects on global ULSI interconnects. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(6):849-861, June 2005.

[77]

S. B. Akers, Jr. On a theory of boolean functions. SIAM Journal, 7(4):487-498, December 1959.

[78]

S. B. Akers. Functional testing with binary decision diagrams. In IEEE 8th International Conference on Fault-Tolerant Computing, pages 75-82, Tolouse, France, June 21-23 1978.

[79]

C. J. Akl and M. A. Bayoumi. Reducing interconnect delay uncertainty via hybrid polarity repeater insertion. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16(9):1230-1239, September 2008.

[80]

C. J. Akl and M. A. Bayoumi. Transition skew coding for global on-chip interconnect. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16(8):1091-1096, August 2008.

[81]

S. A. Al-Arian and D. P. Agrawal. Physical failures and fault models of CMOS circuits. IEEE Transactions on Circuits and Systems, CAS-34(3):269-279, March 1987.

[82]

A. A. Al-Yamani, S. Ramsundar, and D. K. Pradhan. A defect tolerance scheme for nanotechnology circuits. IEEE Transactions on Circuits and Systems, 54(11):2402-2409, November 2007.

[83]

M. M. Alaybeyi, J. Y. Lee, and R. A. Rohrer. Numerical integration algorithms and asymptotic waveform evaluation (AWE). In IEEE/ACM International Conference on Computer-Aided Design, pages 76-79, Santa Clara, CA, November 8-12 1992.

[84]

C. Albrecht, B. Korte, J. Schietke, and J. Vygen. Cycle time and slack optimization for VLSI chips. In IEEE/ACM International Conference on Computer-Aided Design, pages 232-238, San Jose, CA, November 7-11 1999.

[85]

E. F. M. Albuquerque and M. M. Silva. A comparison by simulation and by measurement of the substrate noise generated by CMOS, CSL, and CBL digital circuits. IEEE Transactions on Circuits and Systems, 52(4):734-741, April 2005.

[86]

M. F. Ali, A. Veneris, S. Safarpour, R. Drechsler, A. Smith, and M. Abadir. Debugging sequential circuits using boolean satisfiability. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 204-209, San Jose, CA, November 7-11 2004.

[87]

M. Alidina, J. Monteiro, S. Devadas, A. Ghosh, and M. Papaefthymiou. Precomputation-based sequential logic optimization for low power. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2(4):426-436, December 1994.

[88]

M. Alidina, J. Monteiro, S. Devadas, A. Ghosh, and M. Papaefthymiou. Precomputation-based sequential logic optimization for low power. In IEEE/ACM International Conference on Computer-Aided Design, pages 74-81, San Jose, CA, November 6-10 1994.

[89]

M. Alidina, J. Monteiro, A. Ghosh, and M. Papaefthymiou. Precomputation-based sequential logic optimization for low power. In ACM/IEEE 1994 International Workshop on Low Power Design, pages 57-62, Napa, CA, April 24-27 1994.

[90]

A. Alimohammad, S. F. Fard, B. F. Cockburn, and C. Schlegel. A compact and accurate gaussian variate generator. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16(5):517-527, May 2008.

[91]

M. Alioto, G. Palumbo, and M. Poli. Evaluation of energy consumption in RC ladder circuits driven by a ramp input. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(10):1094-1107, October 2004.

[92]

M. Alioto, G. Palumbo, and M. Poli. Energy consumption in RC tree circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14(5):452-461, May 2006.

[93]

M. Alioto, G. Palumbo, and M. Poli. Analysis and modeling of energy consumption in RLC tree circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 17(2):278-291, February 2009.

[94]

M. Alioto and G. Palumbo. Power estimation in adiabatic circuits: a simple and accurate model. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 9(5):608-615, October 2001.

[95]

M. Alioto and G. Palumbo. NAND/NOR adiabatic gates: power consumption evaluation and comparion versus the fan-in. IEEE Transactions on Circuits and Systems, Part I: Fundamental Theory and Applications, 49(9):1253-1262, September 2002.

[96]

M. Alioto and G. Palumbo. Design strategies for source coupled logic gates. IEEE Transactions on Circuits and Systems, Part I: Fundamental Theory and Applications, 50(5):640-654, May 2003.

[97]

M. Alioto and G. Palumbo. Impact of supply voltage variations on full adder delay: analysis and comparison. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14(12):1322-1335, December 2006.

[98]

M. Alioto. CAD models of the input admittance of RC wires: comparison and selection strategies. In IEEE 20th International Conference on Microelectronics (ICM), pages 154-157, Sharjah, UAE, December 14-17 2008.

[99]

Y. Alkabani1, T. Massey, F. Koushanfar, and M. Potkonjak. Input vector control for post-silicon leakage current minimization in the presence of manufacturing variability. In ACM/IEEE 45th Design Automation Conference (DAC-08), pages 606-609, Anaheim, CA, June 8-13 2008.

[100]

G. A. Allan. Yield prediction by sampling IC layout. IEEE Transactions on Computer-Aided Design, 19(3):359-371, March 2000.

[101]

N. Allec, Z. Hassan, L. Shang, R. P. Dick, and R. Yang. Thermalscope: multi-scale thermal analysis for nanometer-scale integrated circuits. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 603-610, San Jose, CA, November 10-13 2008.

[102]

D. Allen, D. Behrends, and B. Stanisic. Converting a 64b powerpc processor from CMOS bulk to SOI technology. In Design Automation Conference, pages 892-897, New Orleans, LA, June 21-25 1999.

[103]

F. A. Aloul, A. Ramani, I. L. Markov, and K. A. Sakallah. Generic ILP versus specialized 0-1 ILP: An update. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 450-457, San Jose, CA, November 10-14 2002.

[104]

F. A. Aloul, B. D. Sierawski, and K. A. Sakallah. Satometer: how much have we searched. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(8):995-1004, August 2003.

[105]

C. J. Alpert, A. Devgan, and S. T. Quay. Buffer insertion for noise and delay optimization. In IEEE/ACM 35th Design Automation Conference, pages 362-367, San Francisco, CA, June 15-19 1998.

[106]

C. J. Alpert, A. Devgan, and S. T. Quay. Is wire tapering worthwhile? In IEEE/ACM International Conference on Computer-Aided Design, pages 430-435, San Jose, CA, November 7-11 1999.

[107]

C. J. Alpert, A. Devgan, and C. Kashyap. A two moment RC delay metric for performance optimization. In International Symposium on Physical Design, pages 69-74, San Diego, CA, April 9-12 2000.

[108]

C. J. Alpert, A. Devgan, and C. V. Kashyap. RC delay metrics for performance optimization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(5):571-582, May 2001.

[109]

C. J. Alpert, F. Liu, C. Kashyap, and A. Devgan. Delay and slew metrics using the lognormal distribution. In ACM/IEEE 40th Design Automation Conference (DAC-03), pages 382-385, Anaheim, CA, June 2-6 2003.

[110]

C. J. Alpert, F.-Y. Liu, C. V. Kashyap, and A. Devgan. Closed-form delay and slew metrics made easy. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(12):1661-1669, December 2004.

[111]

C. J. Alpert. The ispd98 circuit benchmark suite. In ACM/IEEE International Symposium on Physical Design, pages 80-85, Monterey, CA, April 6-8 1998.

[112]

M. D. Altman, J. P. Bardhan, B. Tidor, and J. K. White. FFTSVD: a fast multiscale boundary-element method solver suitable for bio-MEMS and biomolecule simulation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(2):274-284, February 2006.

[113]

A. Alvandpour, P. Larsson-Edefors, and C. Svensson. Separation and extraction of short-circuit power consumption in digital CMOS VLSI circuits. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 245-249, Monterey, CA, August 10-12 1998.

[114]

H. Amanthan, C.-H. Kim, and K. Roy. Larger-than-vdd forward body bias in sub-0.5v nanoscale CMOS. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 8-13, Newport Beach, CA, August 9-11 2004.

[115]

S. V. Amari and R. B. Misra. Closed-form expressions for distribution of sum of exponential random variables. IEEE Transactions on Reliability, 46(4):519-522, December 1997.

[116]

B. Amelifard, F. Fallah, and M. Pedram. Low-power fanout optimization using multiple threshold voltage inverters. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 95-98, San Diego, CA, August 8-10 2005.

[117]

B. Amelifard, F. Fallah, and M. Pedarm. Low-power fanout optimization using MTCMOS and multi-vt techniques. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 334-337, Tegernsee, Germany, October 4-6 2006.

[118]

B. Amelifard, F. Fallah, and M. Pedram. Leakage minimization of SRAM cells in a dual-vt and dual-tox technology. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16(7):851-860, July 2008.

[119]

B. Amelifard and M. Pedram. Design of an efficient power delivery network in an soc to enable dynamic power management. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 328-333, Portland, Oregon, August 27-29 2007.

[120]

B. Amelifard and M. Pedram. Optimal selection of voltage regulator modules in a power delivery network. In ACM/IEEE 44th Design Automation Conference (DAC-07), pages 168-173, San Diego, CA, June 4-8 2007.

[121]

B. W. Amick, C. R. Gauthier, and D. Liu. Macro-modeling concepts for the chip electrical interface. In ACM/IEEE 39th Design Automation Conference (DAC-02), pages 391-394, New Orleans, LA, June 10-14 2002.

[122]

C. S. Amin, M. H. Chowdhury, and Y. I. Ismail. Realizable RLCK circuit crunching. In ACM/IEEE 40th Design Automation Conference (DAC-03), pages 226-231, Anaheim, CA, June 2-6 2003.

[123]

C. S. Amin, F. Dartu, and Y. I. Ismail. Weibull based analytical waveform model. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 161-168, San Jose, CA, November 9-13 2003.

[124]

C. S. Amin, F. Dartu, and Y. I. Ismail. Modeling unbuffered latches for timing analysis. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 254-260, San Jose, CA, November 7-11 2004.

[125]

C. S. Amin, M. H. Chowdhury, and Y. I. Ismail. Realizable reduction of interconnect circuits including self and mutual inductances. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(2):271-277, February 2005.

[126]

C. S. Amin, F. Dartu, and Y. I. Ismail. Weibull-based analytical waveform model. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(8):1156-1168, August 2005.

[127]

C. S. Amin, Y. I. Ismail, and F. Dartu. Piece-wise approximations of RLCK circuit responses using moment matching. In ACM/IEEE 42nd Design Automation Conference (DAC-05), pages 927-932, Anaheim, CA, June 13-17 2005.

[128]

C. S. Amin, N. Menezes, K. Killpack, F. Dartu, U. Choudhury, N. Hakim, and Y. I. Ismail. Statistical static timing analysis: how simple can we get? In ACM/IEEE 42nd Design Automation Conference (DAC-05), pages 652-657, Anaheim, CA, June 13-17 2005.

[129]

C. Amin, C. Kashyap, N. Menezes, K. Killpack, and E. Chiprout. A multi-port current source model for multiple-input switching effects in CMOS library cells. In ACM/IEEE 43rd Design Automation Conference (DAC-06), pages 247-252, San Francisco, CA, July 24-28 2006.

[130]

A. Amirabadi, A. Afzali-Kusha, Y. Mortazavi, and M. Nourani. Clock delayed domino logic with efficient variable threshold voltage keeper. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 15(2):125-134, February 2007.

[131]

B. S. Amrutur and M. A. Horowitz. Speed and power scaling of SRAM's. IEEE Transactions on Solid-State Circuits, 35(2):175-185, February 2000.

[132]

M. E. Amyeen, W. K. Fuchs, I. Pomeranz, and V. Boppana. Fault equivalence identification in combinational circuits using implication and evaluation techniques. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(7):922-936, July 2003.

[133]

H. Ananthan and K. Roy. Technology-circuit co-design in width-quantized quasi-planar double-gate SRAM. In IEEE 2005 International Conference on Integrated Circuit Design and Technology (ICICDT), pages 155-160, Austin, TX, May 9 - 11 2005.

[134]

H. Ananthan and K. Roy. A fully physical model for leakage distribution under process variations in nanoscale double-gate CMOS. In ACM/IEEE 43rd Design Automation Conference (DAC-06), pages 413-418, San Francisco, CA, July 24-28 2006.

[135]

D. F. Anastasakis, N. Gopal, and L. T. Pillage. On the stability of moment-matching approximations in asumptotic waveform evaluation. SRC Technical Report C91905, Journal Preprint, December 1991.

[136]

D. F. Anastasakis, N. Gopal, S. Y. Kim, and L. T. Pillage. On the stability of moment-matching approximations in assymptotic waveform evaluation. In 29th ACM/IEEE Design Automation Conference, pages 207-212, Anaheim, CA, June 8-12 1992.

[137]

J. H. Anderson, F. N. Najm, and T. Tuan. Active leakage power optimization for fpgas. In ACM/SIGDA International Symposium on Field Programmable Gate Arrays, pages 33-41, Monterey, CA, February 22-24 2004.

[138]

J. H. Anderson and F. N. Najm. Power-aware technology mapping for LUT-based fpgas. In IEEE International Conference on Field-Programmable Technology, pages 211-218, Hong Kong, December 16-18 2002.

[139]

J. H. Anderson and F. N. Najm. Switching activity analysis and pre-layout activity prediction for fpgas. In ACM/IEEE International Workshop on System-Level Interconnect Prediction, pages 15-21, Monterey, CA, April 5-6 2003.

[140]

J. H. Anderson and F. N. Najm. Interconnect capacitance estimation for fpgas. In IEEE/ACM Asia and South Pacific Design Automation Conference (ASP-DAC), pages 713-718, Yokohama, Japan, January 27-30 2004.

[141]

J. H. Anderson and F. N. Najm. Low-power programmable routing circuitry for fpgas. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 602-609, San Jose, CA, November 7-11 2004.

[142]

J. H. Anderson and F. N. Najm. A novel low-power FPGA routing switch. In IEEE Custom Integrated Circuits Conference (CICC), pages 719-722, Orlando, FL, October 3-6 2004.

[143]

J. H. Anderson and F. N. Najm. Power estimation techniques for fpgas. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(10):1015-1027, October 2004.

[144]

J. H. Anderson and F. N. Najm. Active leakage power optimization for fpgas. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(3):423-437, March 2006.

[145]

J. H. Anderson. Geometrical approach to reduction of dynamical systems. In Proceedings of the IEE, pages 1014-1018, July 1967. Published as Proceedings of the IEE, volume 114, number 7.

[146]

N. Andrikos, L. Lavagno, D. Pandini, and C. P. Sotiriou. A fully-automated desynchronization flow for synchronous circuits. In ACM/IEEE 44th Design Automation Conference (DAC-07), pages 982-985, San Diego, CA, June 4-8 2007.

[147]

M. Anis, S. Areibi, M. Mahmoud, and M. Elmasry. Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique. In ACM/IEEE 39th Design Automation Conference (DAC-02), pages 480-485, New Orleans, LA, June 10-14 2002.

[148]

M. H. Anis, M. W. Allam, and M. I. Elmasry. Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 10(2):71-78, April 2002.

[149]

M. Anis, S. Areibi, and M. Elmasry. Design and optimization of multithreshold CMOS (MTCMOS) circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(10):1324-1342, October 2003.

[150]

M. Anton, I. Colonescu, E. Macii, and M. Poncino. Fast characterization of RTL power macromodels. In 8th IEEE International Conference on Electronics, Circuits and Systems, pages 1591-1594, St. Julian, Malta, September 2-5 2001.

[151]

D. A. Antonelli, D.-Z. Chen, T. J. Dysart, and X.-S. Hu. Quantum-dot cellular automata (QCA) circuit partitioning: problem modeling and solutions. In ACM/IEEE 41st Design Automation Conference (DAC-04), pages 363-368, San Diego, CA, June 7-11 2004.

[152]

D. A. Antoniadis. SOI CMOS as a mainstream low-power technology: a critical assessment. In 1997 International Symposium on Low Power Electronics and Design, pages 295-300, Monterey, CA, August 18-20 1997.

[153]

S. Ardalan, F. Yuan, and K. Raahemifar. Low power technique for delay reduction in static CMOS circuits. In The First Annual Northeast Workshop on Circuits and Systems (NEWCAS-03), pages 165-168, Montreal, Quebec, June 17-20 2003.

[154]

L. A. Arledge and W. T. Lynch. Scaling and performance implications for power supply and other signal routing constraints imposed by I/O pad limitations. In IEEE Symposium on IC/Package Design Integration, 1998.

[155]

D. B. Armstrong. On finding a nearly minimal set of fault detection tests for combinational logic nets. IEEE Transactions on Electronic Computers, EC-15(1):66-73, February 1966.

[156]

H. Arts, M. Berkelaar, and C. A. J. van Eijk. Polarized observability don't cares. In IEEE/ACM International Conference on Computer-Aided Design, pages 626-631, San Jose, CA, November 10-14 1996.

[157]

H. Arts, M. Berkelaar, and K. van Eijk. Computing observability don't cares efficiently through polarization. IEEE Transactions on Computer-Aided Design, 17(7):573-581, July 1998.

[158]

K. S. Arun and V. B. Rao. New heuristics and lower bounds for graph partitioning. In IEEE International Symposium on Circuits and Systems, pages 1172-1175, June 1991.

[159]

R. Arunachalam, K. Rajagopal, and L. T. Pileggi. TACO: Timing analysis with coupling. In Design Automation Conference, pages 266-269, Los Angeles, CA, June 5-9 2000.

[160]

R. Arunachalam, R. D. Blanton, and L. T. Pileggi. False coupling interactions in static timing analysis. In ACM/IEEE 38th Design Automation Conference (DAC-01), pages 726-731, Las Vegas, NV, June 18-22 2001.

[161]

Arvind, R. S. Nikhil, D. L. Rosenband, and N. Dave. High-level synthesis: an essential ingredient for designing complex asics. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 775-782, San Jose, CA, November 7-11 2004.

[162]

H. Asadi and M. B. Tahoori. Soft error derating computation in sequential circuits. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 497-501, San Jose, CA, November 5-9 2006.

[163]

F. H. A. Asgari and M. Sachdev. A low-power reduced swing global clocking methodology. IEEE Transactions on Very Large Scale Intergration (VLSI) Systems, 12(5):538-545, May 2004.

[164]

P. Ashar and S. Malik. Functional timing analysis using ATPG. IEEE Transactions on Computer-Aided Design, 14(8):1025-1030, August 1995.

[165]

F. Assaderaghi. Circuit styles and strategies for CMOS VLSI design on SOI. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 282-287, San Diego, CA, August 16-17 1999.

[166]

G. Astfalk, I. Lustig, R. Marsten, and D. Shanno. The interior-point method for linear programming. IEEE Software, 9(4):61-68, July 1992.

[167]

E. M. Atakov, T. S. Sriram, D. Dunnell, and S. Pizzanello. Effect of VLSI interconnect layout on electromigration performance. In IEEE International Reliability Physics Symposium, pages 348-355, Reno, NV, 1998.

[168]

W. Athas, L. Youngs, and A. Reinhart. Compact models for estimating microprocessor frequency and power. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 313-318, Monterey, California, August 12-14 2002.

[169]

W. Athas. Practical considerations of clock-powered logic. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 173-178, Italy, July 26-27 2000.

[170]

M. J. Attardo, R. Rutledge, and R. C. Jack. Statistical metallurgical model for electromigration failure in aluminum thin-film conductors. Journal of Applied Physics, 42(11):4343-4349, October 1971.

[171]

M. J. Attardo and R. Rosenberg. Electromigration damage in aluminum film conductors. Journal of Applied Physics, 41(6):2381-2386, May 1970.

[172]

L. M. Augustin. An algebra of waveforms. In L. J. M. Claesen, editor, Formal VLSI Specification and Synthesis: VLSI Design Methods, I, pages 309-318. Elsevier Science Publishers B. V. (North-Holland), New York, NY, 1990. UI : 621.395If5f.

[173]

S. Aur, C. Duvvury, and W. Hunter. Setting the trap for hot carriers. IEEE Circuits and Devices Magazine, 11(4):18-24, July 1995.

[174]

T. M. Austin. Designing robust microarchitectures. In ACM/IEEE 41st Design Automation Conference (DAC-04), pages 78-78, San Diego, CA, June 7-11 2004.

[175]

R. L. Aveyard. A boolean model for a class of discrete event systems. IEEE Transactions on Systems, Man, and Cybernetics, SMC-4(3):249-258, May 1974.

[176]

N. Azizi, A. Moshovos, and F. N. Najm. Low-leakage asymmetric-cell SRAM. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 48-51, Monterey, California, August 12-14 2002.

[177]

N. Azizi, F. N. Najm, and A. Moshovos. Low-leakage asymmetric-cell SRAM. IEEE Transactions on Very Large Scale Intergration (VLSI) Systems, 11(4):701-715, August 2003.

[178]

N. Azizi, M. M. Khellah, V. De, and F. N. Najm. Variations-aware low-power design with voltage scaling. In ACM/IEEE 42nd Design Automation Conference (DAC-05), pages 529-534, Anaheim, CA, June 13-17 2005.

[179]

N. Azizi, M. M. Khellah, V. K. De, and F. N. Najm. Variations-aware low-power design and block clustering with voltage scaling. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 15(7):746-757, July 2007.

[180]

N. Azizi and F. N. Najm. An asymmetric SRAM cell to lower gate leakage. In IEEE International Symposium on Quality Electronic Design (ISQED), pages 534-539, San Jose, CA, March 22-24 2004.

[181]

N. Azizi and F. N. Najm. Compensation for within-die variations in dynamic logic by using body-bias. In The 3rd Annual Northeast Workshop on Circuits and Systems (NEWCAS-05), pages 167-170, Quebec City, Quebec, June 19-22 2005.

[182]

N. Azizi and F. N. Najm. Look-up table leakage reductions for fpgas. In IEEE Custom Integrated Circuits Conference (CICC), pages 187-190, San Jose, CA, September 18-21 2005.

[183]

N. Azizi and F. N. Najm. A family of cells to reduce the soft-error-rate in ternary-CAM. In ACM/IEEE 43rd Design Automation Conference (DAC-06), pages 779-784, San Francisco, CA, July 24-28 2006.

[184]

N. Azizi and F. N. Najm. Using keeper control and body bias for fine grained threshold voltage compensation in dynamic logic. In 20th Canadian Conference on Electrical and Computer Engineering, pages 1639-1644, Vancouver, BC, April 22-26 2007.

[185]

P. Babighian, L. Benini, and E. Macii. A scalable algorithm for RTL insertion of gated clocks based on odcs computation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(1):29-42, January 2005.

[186]

P. Babighina, L. Benini, A. Macii, and E. Macii. Post-layout leakage power minimization based on distributed sleep transistor insertion. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 138-143, Newport Beach, CA, August 9-11 2004.

[187]

W. W. Bachmann and S. A. Huss. Efficient algorithms for multilevel power estimation of VLSI circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 13(2):238-254, February 2005.

[188]

M. Badaroglu, K. Tiri, S. Donnay, P. Wambacq, I. Verbauwhede, G. Gielen, and H. De Man. Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients. In ACM/IEEE 39th Design Automation Conference (DAC-02), pages 399-404, New Orleans, LA, June 10-14 2002.

[189]

M. Badaroglu, P. Wambacq, G. Van der Plas, S. Donnay, G. G. E. Gielen, and H. J. De Man. Digital ground bounce reduction by supply current shaping and clock frequency modulation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(1):65-76, January 2005.

[190]

R. I. Bahar, E. A. Frohm, C. M. Gaona, G. D. Hachtel, E. Macii, A. Pardo, and F. Somenzi. Algebraic decision diagrams and their applications. In IEEE/ACM International Conference on Computer-Aided Design, pages 188-191, Santa Clara, CA, November 7-11 1993.

[191]

R. I. Bahar, H. Cho, G. D. Hachtel, and F. Somenzi. An application of ADD-based timing analysis to combinational low power re-synthesis. In ACM/IEEE 1994 International Workshop on Low Power Design, pages 39-44, Napa, CA, April 24-27 1994.

[192]

R. I. Bahar, G. D. Hachtel, E. Macii, and F. Somenzi. A symbolic method to reduce power consumption of circuits containing false paths. In IEEE/ACM International Conference on Computer-Aided Design, pages 368-371, San Jose, CA, November 6-10 1994.

[193]

R. I. Bahar, M. Burns, G. D. Hachtel, E. Macii, H. Shin, and F. Somenzi. Symbolic computation of logic implications for technology-dependent low-power synthesis. In International Symposium on Low Power Electronics and Design, pages 163-168, Monterey, CA, August 12-14 1996.

[194]

R. Iris Bahar, H. Cho, G. D. Hachtel, E. Macii, and F. Somenzi. Symbolic timing analysis and resynthesis for low power of combinational circuits containing false paths. IEEE Transactions on Computer-Aided Design of Circuits and Systems, 16(10):1101-1115, October 1997.

[195]

R. I. Bahar and F. Somenzi. Boolean techniques for low power driven re-synthesis. In IEEE/ACM International Conference on Computer-Aided Design, pages 428-432, San Jose, CA, November 5-9 1995.

[196]

Z. Bai, P. Feldmann, and R. W. Freund. How to make theoretically passive reduced-order models passive in practice. In IEEE Custom Integrated Circuits Conference, pages 207-210, Santa Clara, CA, May 11-14 1998.

[197]

Z. Bai, R. D. Slone, W. T. Smith, and Q. Ye. Error bound for reduced system model by pade approximation via the lanczos process. IEEE Transactions on Computer-Aided Design, 18(2):133-141, February 1999.

[198]

G. Bai, S. Bobba, and I. N. Hajj. Power bus maximum voltage drop in digital VLSI circuits. In 2000 IEEE 1st International Conference on Quality Electronic Design (ISQED), pages 263-268, San Jose, CA, March 20-22 2000.

[199]

G. Bai, S. Bobba, and I. N. Hajj. Simulation and optimization of the power distribution network in VLSI circuits. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 481-486, San Jose, CA, November 5-9 2000.

[200]

G. Bai, S. Bobba, and I. N. Hajj. RC power bus maximum voltage drop in digital VLSI circuits. In IEEE International Symposium on Quality Electronic Design (ISQED), pages 205-210, San Jose, CA, March 26-28 2001.

[201]

G. Bai, S. Bobba, and I. N. Hajj. RC power bus maximum voltage drop in digital VLSI circuits. In IEEE International Symposium on Quality Electronic Design (ISQED), pages 257-258, San Jose, CA, March 26-28 2001.

[202]

G. Bai, S. Bobba, and I. N. Hajj. Static timing analysis including power supply noise effect on propagation delay in VLSI circuits. In ACM/IEEE 38th Design Automation Conference (DAC-01), pages 295-300, Las Vegas, NV, June 18-22 2001.

[203]

X. Bai, R. Chandra, S. Dey, and P. V. Srinivas. Interconnect coupling-aware driver modeling in static noise analysis for nanometer circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(8):1256-1263, August 2004.

[204]

X. Bai and S. Dey. High-level crosstalk defect simulation methodology for system-on-chip interconnects. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(9):1355-1361, September 2004.

[205]

G. Bai and I. N. Hajj. Simultaneouos switching noise and resonance analysis of on-chip power distributon network. In IEEE International Symposium on Quality Electronic Design (ISQED), pages 163-168, San Jose, CA, March 18-21 2002.

[206]

B. S. Bajwa, N. Schumann, and H. Kojima. Power analysis of a 32-bit RISC microcontroller integrated with a 16-bit DSP. In 1997 International Symposium on Low Power Electronics and Design, pages 137-142, Monterey, CA, August 18-20 1997.

[207]

S. Balachandran and D. Bhatia. A priori wirelength and interconnect estimation based on circuit characteristics. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(7):1054-1065, July 2005.

[208]

K. J. Balakrishnan and N. A. Touba. Relationship between entropy and test data compression. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 26(2):386-395, February 2007.

[209]

F. Balarin. Worst-case analysis of discrete systems. In IEEE/ACM International Conference on Computer-Aided Design, pages 347-352, San Jose, CA, November 7-11 1999.

[210]

R. Baldick, A. B. Kahng, A. Kennings, and I. L. Markov. Efficient optimization by modifying the objective function: application to timing-driven VLSI layout. IEEE Transactions on Circuits and Systems, Part I: Fundamental Theory and Applications, 48(8):947-956, August 2001.

[211]

A. Balivada, D. R. Holberg, and L. T. Pillage. Calculation and application of time-domain waveform sensitivities in asymptotic waveform evaluation. In IEEE Custom Integrated Circuits Conference, pages 8.4.1-8.4.4, 1991.

[212]

M. O. Ball and J. S. Provan. Disjoint products and efficient computation of reliability. Operations Research, 36(5):703-715, Sept.-Oct. 1988.

[213]

D. Baneres, J. Cortadella, and M. Kishinevsky. A recursive paradigm to solve boolean relations. In ACM/IEEE 41st Design Automation Conference (DAC-04), pages 416-421, San Diego, CA, June 7-11 2004.

[214]

K. Banerjee, A. Mehrotra, A. Sangiovanni-Vincentelli, and C. Hu. On thermal effects in deep sub-micron VLSI interconnects. In Design Automation Conference, pages 885-891, New Orleans, LA, June 21-25 1999.

[215]

P. Banerjee, M. Haldar, A. Nayak, V. Kim, V. Saxena, S. Parkes, D. Bagchi, S. Pal, N. Tripathi, D. Zaretsky, R. Anderson, and J. R. Uribe. Overview of a compiler for synthesizing MATLAB programs onto fpgas. IEEE Transactions on Very Large Scale Intergration (VLSI) Systems, 12(3):312-324, March 2004.

[216]

P. Banerjee and J. A. Abraham. Generating tests for physical failures in MOS logic circuits. In IEEE International Test Conference, pages 554-559, Philadelphia, PA, October 1983.

[217]

K. Banerjee and A. Mehrotra. Coupled analysis of electromigration reliability and performance in ULSI signal nets. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 158-164, San Jose, CA, November 4-8 2001.

[218]

K. Banerjee and A. Mehrotra. Analysis of on-chip inductance effects for distributed RLC interconnects. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 21(8):904-915, August 2002.

[219]

K. Banerjee and N. Srivastava. Are carbon nanotubes the future of VLSI interconnections. In ACM/IEEE 43rd Design Automation Conference (DAC-06), pages 809-814, San Francisco, CA, July 24-28 2006.

[220]

A. Baniasadi and A. Moshovos. SEPAS: a highly accurate energy-efficient branch predictor. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 38-43, Newport Beach, CA, August 9-11 2004.

[221]

S. R. Banna, P. C. H. Chan, M. Chan, and S. K. H. Fung. Fully depleted CMOS/SOI device design guidelines for low power applications. In 1997 International Symposium on Low Power Electronics and Design, pages 301-306, Monterey, CA, August 18-20 1997.

[222]

B. R. Bannister, D. R. Melton, and G. E. Taylor. Testability of digital circuits via the spectral domain. In IEEE International Conference on Computer Design, pages 340-343, 1989.

[223]

T. S. Barnett, A. D. Singh, and V. P. Nelson. Extending integrated-circuit yield-models to estimate early-life reliability. IEEE Transactions on Reliability, 52(3):296-300, September 2003.

[224]

M. Barocci, L. Benini, A. Bogliolo, B. Ricco, and G. De Micheli. Lookup table power macro-models for behavioral library components. In IEEE Alessandro Volta Memorial Workshop on Low-Power Design, pages 173-181, Como, Italy, March 4-5 1999.

[225]

Z. Barzilai, J. L. Carter, V. S. Iyengar, I. Nair, B. K. Rosen, J. Rutledge, and G. M. Silberman. Efficient fault simulation of CMOS circuits with accurate models. In IEEE International Test Conference, pages 520-529, Sept. 8-11 1986.

[226]

D. Baschiera and B. Courtois. Testing CMOS: a challenge. VLSI Design, pages 58-62, October 1984.

[227]

R. Bashirullah, W. Liu, and R. K. Cavin. Low-power design methodology for an on-chip bus with adaptive bandwidth capability. In ACM/IEEE 40th Design Automation Conference (DAC-03), pages 628-633, Anaheim, CA, June 2-6 2003.

[228]

R. Bashirullah, W. Liu, and R. K. Cavin, III. Current-model signaling in deep submicrometer global interconnects. IEEE Transactions on Very Large Scale Intergration (VLSI) Systems, 11(3):406-417, June 2003.

[229]

R. Bashirullah, W. Liu, R. Cavin, and D. Edwards. A hybrid current/voltage mode on-chip signaling scheme with adaptive bandwidth capability. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(8):876-880, August 2004.

[230]

P. Bastani, N. Callegari, L.-C. Wang, and M. S. Abadir. Ranking of unmodeled systematic timing effects. In ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU-08), pages 104-109, Monterey, CA, February 25-26 2008.

[231]

P. Bastani, N. Callegari, L.-C. Wang, and M. S. Abadir. Statistical diagnosis of unmodeled systematic timing effects. In ACM/IEEE 45th Design Automation Conference (DAC-08), pages 355-360, Anaheim, CA, June 8-13 2008.

[232]

P. Bastani, K. Killpack, L.-C. Wang, and E. Chiprout. Speedpath prediction based on learning from a small set of examples. In ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU-08), pages 98-103, Monterey, CA, February 25-26 2008.

[233]

P. Bastani, K. Killpack, L.-C. Wang, and E. Chiprout. Speedpath prediction based on learning from a small set of examples. In ACM/IEEE 45th Design Automation Conference (DAC-08), pages 217-222, Anaheim, CA, June 8-13 2008.

[234]

A. Basu, S.-C. Lin, V. Wason, A. Mehrotra, and K. Banerjee. Simultaneous optimization of supply and threshold voltages for low-power and high-performance circuits in the leakage dominant era. In ACM/IEEE 41st Design Automation Conference (DAC-04), pages 884-887, San Diego, CA, June 7-11 2004.

[235]

M. J. Batek. Test-set preserving logic transformations. In 29th ACM/IEEE Design Automation Conference, pages 454-458, Anaheim, CA, June 8-12 1992.

[236]

J. Bautista. Tera-scale computing and interconnect challenges. In ACM/IEEE 45th Design Automation Conference (DAC-08), pages 665-667, Anaheim, CA, June 8-13 2008.

[237]

K. Bazargan, S. Kim, and M. Sarrafzadeh. NOSTRADAMUS: A floorplanner of uncertain designs. In ACM/IEEE International Symposium on Physical Design, pages 18-23, Monterey, CA, April 6-8 1998.

[238]

K. Bazargan, S. Kim, and M. Sarrafzadeh. Nostradamus: A floorplanner of uncertain designs. IEEE Transactions on Computer-Aided Design, 18(4):389-397, April 1999.

[239]

M. Beattie, S. Gupta, and L. Pileggi. Hierarchical interconnect circuit models. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 215-221, San Jose, CA, November 5-9 2000.

[240]

M. Beattie, B. Krauter, L. Alatan, and L. Pileggi. Equipotential shells for efficient inductance extraction. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(1):70-79, January 2001.

[241]

M. W. Beattie and L. T. Pileggi. Error bounds for capacitance extraction via window techniques. IEEE Transactions on Computer-Aided Design, 18(3):311-321, March 1999.

[242]

M. W. Beattie and L. T. Pileggi. Inductance 101: Modeling and extraction. In ACM/IEEE 38th Design Automation Conference (DAC-01), pages 323-328, Las Vegas, NV, June 18-22 2001.

[243]

M. W. Beattie and L. T. Pileggi. On-chip induction modeling: basics and advanced methods. IEEE Transactions on Very Large Scale Integrated (VLSI) Systems, 10(6):712-729, December 2002.

[244]

M. W. Beattie and L. T. Pileggi. Parasitics extraction with multipole refinement. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(2):288-292, February 2004.

[245]

D. L. Beatty and R. E. Bryant. Fast incremental circuit analysis using extracted hierarchy. In 25th ACM/IEEE Design Automation Conference, pages 495-500, Anaheim, CA, June 12-15 1988.

[246]

M. R. Becer, D. Blaauw, R. Panda, and I. N. Hajj. Pre-route noise estimation in deep submicron integrated circuits. In IEEE International Symposium on Quality Electronic Design (ISQED), pages 413-418, San Jose, CA, March 18-21 2002.

[247]

M. R. Becer, D. Blaauw, I. Algor, R. Panda, C. Oh, V. Zolotov, and I. N. Hajj. Post-route gate sizing for crosstalk noise reduction. In IEEE International Symposium on Quality Electronic Design (ISQED), pages 171-176, San Jose, CA, March 24-26 2003.

[248]

M. R. Becer, D. Blaauw, R. Panda, and I. N. Hajj. Early probabilistic noise estimation for capacitively coupled interconnects. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(3):337-345, March 2003.

[249]

M. R. Becer, D. Blaauw, H. Algor, R. Panda, C. Oh, V. Zolotov, and I. N. Hajj. Postroute gate sizing for crossing noise reduction. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(12):1670-1677, December 2004.

[250]

M. Becer, V. Zolotov, R. Panda, A. Grinshpon, I. Algor, R. Levy, and C. Oh. Pessimism reduction in crosstalk noise aware STA. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD-05), pages 954-961, San Jose, CA, November 6-10 2005.

[251]

M. Becer and I. N. Hajj. An analytical model for delay and crosstalk estimation in interconnects. In 7th IEEE International Conference on Electronics, Circuits and Systems, pages 831-835, Beirut, Lebanon, December 17-19 2000.

[252]

M. Becer and I. N. Hajj. An analytical model for delay and crosstalk estimation with application to decoupling. In 2000 IEEE 1st International Conference on Quality Electronic Design (ISQED), pages 51-57, San Jose, CA, March 20-22 2000.

[253]

P. Beckett. A low-power reconfigurable logic array based on double-gate transistors. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16(2):115-123, February 2008.

[254]

F. Beeftink, P. Kudva, D. Kung, and L. Stok. Gate-size selection for standard cell libraries. In IEEE/ACM International Conference on Computer-Aided Design, pages 545-550, San Jose, CA, November 8-12 1998.

[255]

S. De Beer, M. du Plessis, and E. Seevinck. An SRAM array based on a four-transistor CMOS SRAM cell. IEEE Transactions on Circuits and Systems, Part I: Fundamental Theory and Applications, 50(9):1203-1208, September 2003.

[256]

P. A. Beerel, K. Y. Yun, S. M. Nowick, and P-C. Yeh. Estimation and bounding of energy consumption in burst-mode control circuits. In IEEE/ACM International Conference on Computer-Aided Design, pages 26-33, San Jose, CA, November 5-9 1995.

[257]

R. Beers. Pre-RTL formal verification: an intel experience. In ACM/IEEE 45th Design Automation Conference (DAC-08), pages 806-811, Anaheim, CA, June 8-13 2008.

[258]

C. C. Beh, K. H. Arya, C. E. Radke, and K. E. Torku. Do stuck fault models reflect manufacturing defects. In IEEE International Test Conference, pages 35-42, 1982.

[259]

F. Beichelt and P. Tittmann. A generalized reduction method for the connectedness probability of stochastic networks. IEEE Transactions on Reliability, 40(2):198-203, June 1991.

[260]

B. A. Beitman and A. Ito. Generation of electromigration ground rules utilizing monte carlo simulation methods. IEEE Transactions on Semiconductor Manufacturing, 4(1):63-66, February 1991.

[261]

V. Beiu, S. Aunet, J. Nyathi, R. R. Rydberg, III, and W. Ibrahim. Serial addition: locally connected architectures. IEEE Transactions on Circuits and Systems, 54(11):2564-2579, November 2007.

[262]

N. Bellas, I. N. Hajj, C. D. Polychronopoulos, and G. Stamoulis. Architectural and compiler techniques for energy reduction in high-performance microprocessors. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 8(3):317-326, June 2000.

[263]

N. E. Bellas, I. N. Hajj, and C. D. Polychronopoulos. Using dynamic cache management techniques to reduce energy in general purpose processors. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 8(6):693-708, December 2000.

[264]

G. Beltrame, C. Brandolese, W. Fornaciari, F. Salice, D. Sciuto, and V. Trianni. An assembly-level execution-time model for pipelined architectures. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 195-200, San Jose, CA, November 4-8 2001.

[265]

L. Bening. A two-state methodology for RTL logic simulation. In Design Automation Conference, pages 672-677, New Orleans, LA, June 21-25 1999.

[266]

L. Benini, M. Favalli, P. Olivo, and B. Ricco. A novel approach to cost-effective estimate of power dissipation in CMOS ics. In European Design Automation Conference (EDAC), pages 354-360, 1993.

[267]

L. Benini, M. Favalli, and B. Ricco. Analysis of hazard contributions to power dissipation in CMOS ics. In ACM/IEEE 1994 International Workshop on Low Power Design, pages 27-32, Napa, CA, April 24-27 1994.

[268]

L. Benini, P. Siegel, and G. De Micheli. Saving power by synthesizing gate clocks for sequential circuits. IEEE Design and Test of Computers, 11(4):32-40, December 1994.

[269]

L. Benini, G. De Micheli, E. Macii, M. Poncino, and S. Quer. System-level power optimization of special purpose applications: The beach solution. In 1997 International Symposium on Low Power Electronics and Design, pages 24-29, Monterey, CA, August 18-20 1997.

[270]

L. Benini, G. De Micheli, E. Macii, M. Poncino, and R. Scarsi. Fast power estimation for deterministic input streams. In IEEE/ACM International Conference on Computer-Aided Design, pages 494-501, San Jose, CA, November 9-13 1997.

[271]

L. Benini, A. Bogliolo, S. Cavallucci, and B. Ricco. Monitoring system activity for OS-directed dynamic power management. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 185-190, Monterey, CA, August 10-12 1998.

[272]

L. Benini, A. Bogliolo, and G. De Micheli. Dynamic power management of electronic systems. In IEEE/ACM International Conference on Computer-Aided Design, pages 696-702, San Jose, CA, November 8-12 1998.

[273]

L. Benini, R. Hodgson, and P. Siegel. System-level power estimation and optimization. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 173-178, Monterey, CA, August 10-12 1998.

[274]

L. Benini, G. De Micheli, E. Macii, M. Poncino, and S. Quer. Power optimization of core-based systems by address bus encoding. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 6(4):554-562, December 1998.

[275]

L. Benini, A. Macii, E. Macii, M. Poncino, and R. Scarsi. Synthesis of low-overhead interfaces for power-efficient communication over wide buses. In Design Automation Conference, pages 128-133, New Orleans, LA, June 21-25 1999.

[276]

L. Benini, A. Bogliolo, and G. De Micheli. A survey of design techniques for system-level dynamic power management. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 8(3):299-316, June 2000.

[277]

L. Benini, A. Macii, E. Macii, M. Poncino, and R. Scarsi. Architectures and synthesis algorithms for power efficient bus-interfaces. IEEE Transactions on Computer-Aided Design, 19(9):969-980, September 2000.

[278]

L. Benini, A. Macii, and M. Poncino. A recursive algorithm for low-power memory partitioning. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 78-83, Italy, July 26-27 2000.

[279]

L. Benini, G. De Micheli, A. Macii, E. Macii, M. Poncino, and R. Scarsi. Glitch power minimization by selective gate freezing. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 8(3):287-298, June 2000.

[280]

L. Benini, G. De Micheli, E. Macii, M. Poncino, and R. Scarsi. A multilevel engine for fast power simulation of realistic input streams. IEEE Transactions on Computer-Aided Design, 19(4):459-472, April 2000.

[281]

L. Benini, G. De Micheli, A. Lioy, E. Macii, G. Odasso, and M. Poncino. Synthesis of power-managed sequential components based on computational kernel extraction. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(9):1118-1131, September 2001.

[282]

L. Benini, G. De Micheli, and E. Macii. Designing low-power circuits: practical recipes. IEEE Circuits and Systems Magazine, 1(1):6-25, Q1 2001.

[283]

L. Benini, A. Macii, E. Macii, and M. Poncino. Minimizing memory acess energy in embedded systems by selective instruction compression. IEEE Transactions on Very Large Scale Integrated (VLSI) Systems, 10(5):521-531, October 2002.

[284]

L. Benini, A. Galati, and A. Macii. Energy-efficient data scrambling on memory-processor interfaces. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 26-29, Seoul, Korea, August 25-27 2003.

[285]

L. Benini, D. Bruni, A. Macii, and E. Macii. Memory energy minimization by data compression: algorithms, architectures and implementation. IEEE Transactions on Very Large Scale Intergration (VLSI) Systems, 12(3):255-268, March 2004.

[286]

L. Benini and G. De Micheli. State assignment for low power dissipation. In IEEE 1994 Custom Integrated Circuits Conference, pages 136-139, San Diego, CA, May 1-4 1994.

[287]

L. Benini and G. De Micheli. Automatic synthesis of low-power gated-clock finite-state machines. IEEE Transactions on Computer-Aided Design, 15(6):630-643, June 1996.

[288]

L. Benini and G. De Micheli. System level power optimization: techniques and tools. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 288-293, San Diego, CA, August 16-17 1999.

[289]

J. Benkoski and A. J. Strojwas. A new approach to hierarchical and statistical timing simulations. IEEE Transactions on Computer-Aided Design, CAD-6(6):1039-1052, November 1987.

[290]

J. Benkoski and A. J. Strojwas. The role of timing verification in layout synthesis. In 28th ACM/IEEE Design Automation Conference, pages 612-619, San Francisco, CA, June 17-21 1991.

[291]

T. R. Bennett, J. M. Booker, S. Keller-McNulty, and N. D. Singpurwalla. Testing the untestable: reliability in the 21st century. IEEE Transactions on Reliability, 52(1):118-124, March 2003.

[292]

M. Benoit, S. Taylor, D. Overhauser, and S. Rochel. Power distribution in high-performance design. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 274-278, Monterey, CA, August 10-12 1998.

[293]

R. A. Bergamaschi, D. Brand, L. Stok, M. Berkelaar, and S. Prakash. Efficient use of large don't cares in high-level and logic synthesis. In IEEE/ACM International Conference on Computer-Aided Design, pages 272-278, San Jose, CA, November 5-9 1995.

[294]

R. A. Bergamaschi and Y. W. Jiang. State-based power analysis for systems-on-chip. In ACM/IEEE 40th Design Automation Conference (DAC-03), pages 638-641, Anaheim, CA, June 2-6 2003.

[295]

R. A. Bergamaschi and W. R. Lee. Designing systems-on-chip using cores. In Design Automation Conference, pages 420-425, Los Angeles, CA, June 5-9 2000.

[296]

R. A. Bergamaschi. Behavioral network graph unifying the domains of high-level and logic synthesis. In Design Automation Conference, pages 213-218, New Orleans, LA, June 21-25 1999.

[297]

R. Bergamaschi. The A to Z of socs. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 791-798, San Jose, CA, November 10-14 2002.

[298]

J. P. Bergmann and M. A. Horowitz. Vex - A CAD toolbox. In Design Automation Conference, pages 523-528, New Orleans, LA, June 21-25 1999.

[299]

M. R. C. M. Berkelaar, P. H. W. Buurman, and J. A. G. Jess. Computing the entire active area/power consumption versus delay tradeoff curve for gate sizing with a piecewise linear simulator. IEEE Transactions on Computer-Aided Design, 15(11):1423-1434, November 1996.

[300]

D. Berleant and J. Zhang. Bounding the times to failure of 2-component systems. IEEE Transactions on Reliability, 53(4):542-550, December 2004.

[301]

C. Leonard Berman. Circuit width, register allocation, and ordered binary decision diagrams. IEEE Transactions on Computer-Aided Design, 10(8):1059-1066, August 1991.

[302]

G. Bernacchia and M. C. Papaefthymiou. Analytical macromodeling for high-level power estimation. In IEEE/ACM International Conference on Computer-Aided Design, pages 280-283, San Jose, CA, November 7-11 1999.

[303]

R. Bernardini and G. Cortelazzo. Tools for designing chaotic systems for secure random number generation. IEEE Transactions on Circuits and Systems, Part I: Fundamental Theory and Applications, 48(5):552-565, May 2001.

[304]

A. Bernasconi, V. Ciriani, F. Luccio, and L. Pagli. Three-level logic minimization based on function regularities. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(8):1005-1016, August 2003.

[305]

K. Bernstein, J. E. Bertsch, W. F. Clark, J. J. Ellis-Monaghan, L. G. Heller, and E. J. Nowak. Practical performance/power alternatives within an existing CMOS technology generation. In International Symposium on Low Power Electronics and Design, pages 365-370, Monterey, CA, August 12-14 1996.

[306]

K. Bernstein, P. Andry, J. Cann, P. Emma, D. Greenberg, W. Haensch, M. Ignatowski, S. Koester, J. Magerlein, R. Puri, and A. Young. Interconnects in the third dimension: design and process challenges for 3d ics. In ACM/IEEE 44th Design Automation Conference (DAC-07), pages 562-567, San Diego, CA, June 4-8 2007.

[307]

G. M. Bernstein and M. A. Lieberman. Secure random number generation using chaotic circuits. IEEE Transactions on Circuits and Systems, 37(9):1157-1164, September 1990.

[308]

V. Bertacco and M. Damiani. The disjunctive decomposition of logic functions. In IEEE/ACM International Conference on Computer-Aided Design, pages 78-82, San Jose, CA, November 9-13 1997.

[309]

D. Bertozzi, L. Benini, and B. Ricco'. Parametric timing and power macromodels for high level simulation of low-swing interconnects. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 307-312, Monterey, California, August 12-14 2002.

[310]

D. Bertozzi, L. Benini, and G. De Micheli. Error control schemes for on-chip communication links: the energy-reliability tradeoff. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(6):818-831, June 2005.

[311]

R. M. Bevensee. Probabilistic potential theory applied to electrical engineering problems. In Proceedings of the IEEE, pages 423-437, April 1973. Published as Proceedings of the IEEE, volume 61, number 4.

[312]

W. T. Beyene. Application of artifical neural networks to statistical analysis and nonlinear modeling of high-speed interconnect systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 26(1):166-176, January 2007.

[313]

D. Bhaduri, S. K. Shukla, P. S. Graham, and M. B. Gokhale. Reliability analysis of large circuits using scalable techniques and tools. IEEE Transactions on Circuits and Systems, 54(11):2447-2460, November 2007.

[314]

S. Bhanja and N. Ranganathan. Dependency preserving probabilistic modeling of switching activity using bayesian networks. In ACM/IEEE 38th Design Automation Conference (DAC-01), pages 209-214, Las Vegas, NV, June 18-22 2001.

[315]

S. Bhanja and N. Ranganathan. Switching activity estimation of VLSI circuits using bayesian networks. IEEE Transactions on Very Large Scale Intergration (VLSI) Systems, 11(4):558-567, August 2003.

[316]

S. Bhanja and N. R. Ranganathan. Cascaded bayesian inferencing for switching activity estimation with correlated inputs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(12):1360-1370, December 2004.

[317]

K. Bharath, E. Engin, M. Swamminathan, K. Uriu, and T. Yamada. Computationally efficient power integrity simulation for system-on-package applications. In ACM/IEEE 44th Design Automation Conference (DAC-07), pages 612-617, San Diego, CA, June 4-8 2007.

[318]

K. Bharath, E. Engin, and M. Swaminathan. Automatic package and board decoupling capacitor placement using genetic algorithms and M-FDM. In ACM/IEEE 45th Design Automation Conference (DAC-08), pages 560-565, Anaheim, CA, June 8-13 2008.

[319]

M. Bhardwaj, R. Min, and A. P. Chandrakasan. Quantifying and enhancing power awareness of VLSI systems. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 9(6):757-772, December 2001.

[320]

S. Bhardwaj, S. B. K. Vrudhula, and D. Blaauw. Estimation of signal arrival times in the presence of delay noise. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 418-422, San Jose, CA, November 10-14 2002.

[321]

S. Bhardwaj, S. B. K. Vrudhula, and D. Blaauw. TAU: timing analysis under uncertainty. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 615-620, San Jose, CA, November 9-13 2003.

[322]

S. Bhardwaj, S. Vrudhula, and D. Blaauw. Probability distribution of signal arrival times using bayesian networks. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(11):1784-1794, November 2005.

[323]

S. Bhardwaj, P. Ghanta, and S. Vrudhula. A framework for statistical timing analysis using non-linear delay and slew models. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 225-230, San Jose, CA, November 5-9 2006.

[324]

S. Bhardwaj, S. Vrudhula, P. Ghanta, and Y. Cao. Modeling of intra-die process variations for accurate analysis and optimization of nano-scale circuits. In ACM/IEEE 43rd Design Automation Conference (DAC-06), pages 791-796, San Francisco, CA, July 24-28 2006.

[325]

S. Bhardwaj, S. Vrudhula, and A. Goel. A unified approach for full chip statistical timing and leakage analysis of nanoscale circuits considering intradie process variations. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27(10):1812-1825, October 2008.

[326]

S. Bhardwaj and S. Vrudhula. Formalizing designer's preferences for multiattribute optimization with application to leakage-delay tradeoffs. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD-05), pages 713-718, San Jose, CA, November 6-10 2005.

[327]

S. Bhardwaj and S. B. K. Vrudhula. Leakage minimization of nano-scale circuits in the presence of systematic and random variations. In ACM/IEEE 42nd Design Automation Conference (DAC-05), pages 541-546, Anaheim, CA, June 13-17 2005.

[328]

S. Bhardwaj and S. Vrudhula. Leakage minimization of digital circuits using gate sizing in the presence of process variations. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27(3):445-455, March 2008.

[329]

S. Bhattacharjee and D. K. Pradhan. LPRAM: a novel methodology for low-power high-performance RAM design with testability. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(5):637-651, May 2004.

[330]

M. Bhattacharya and P. Mazumder. Augmentation of SPICE for simulation of circuits containing resonant tunneling diodes. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(1):39-50, January 2001.

[331]

A. J. Bhavnagarwala, B. L. Austin, K. A. Bowman, and J. D. Meindl. A minimum total power methodology for projecting limits on CMOS GSI. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 8(3):235-251, June 2000.

[332]

P. S. Bhojwani, J. D. Lee, and R. N. Mahapatra. SAPP: scalable and adaptable peak power management in nocs. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 340-345, Portland, Oregon, August 27-29 2007.

[333]

S. Bhunia, K. Roy, and J. Segura. A novel wavelet transform based transient current analysis for fault detection and localization. In ACM/IEEE 39th Design Automation Conference (DAC-02), pages 361-366, New Orleans, LA, June 10-14 2002.

[334]

S. Bhunia, N. Banerjee, Q. Chen, H. Mahmoodi, and K. Roy. A novel synthesis approach for active leakage power reduction using dynamic supply gating. In ACM/IEEE 42nd Design Automation Conference (DAC-05), pages 479-484, Anaheim, CA, June 13-17 2005.

[335]

S. Bhunia and K. Roy. A novel wavelet transform-based transient current analysis for fault dectection and localization. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 13(4):503-507, April 2005.

[336]

Y. Bi, K. van der Kolk, D. Ioan, and N. P. van der Meijs. Sensitivity computation of interconnect capacitances with respect to geometric parameters. In IEEE Conference on Electrical Performance of Electronic Packaging (EPEP), pages 209-212, San Jose, CA, October 27-29 2008.

[337]

G. Biagetti, S. Orcioni, L. Signoracci, C. Turchetti, P. Crippa, and M. Alessandrini. Sisma: A statistical simulator for mismatch analysis of MOS ics. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 490-496, San Jose, CA, November 10-14 2002.

[338]

G. Biagetti, S. Orcioni, C. Turchetti, P. Crippa, and M. Alessandrini. Sisma - a tool for efficient analysis of analog CMOS integrated circuits affected by device mismatch. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(2):192-207, February 2004.

[339]

S. Bilavarn, G. Gogniat, J.-L. Philppe, and L. Bossuet. Design space pruning through early estimations of area/delay tradeoffs for FPGA implementations. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(10):1950-1968, October 2006.

[340]

G. Bischoff and R. Razdan. Static charge delay analysis of MOS circuits. In IEEE Custom Integrated Circuits Conference, pages 8.5.1-8.5.4, 1991.

[341]

L. Bisdounis, O. Koufopavlou, and S. Nikolaidis. Accurate evaluation of CMOS short-circuit power dissipation for short-channel devices. In International Symposium on Low Power Electronics and Design, pages 189-192, Monterey, CA, August 12-14 1996.

[342]

L. Bisdounis, S. Nikolaidis, and O. Koufopavlou. Propagation delay and short-circuit power dissipation modeling of the CMOS inverter. IEEE Transactions on Circuits and Systems - I: Fundamental Theory and Applications, 45(3):259-270, March 1998.

[343]

B. Bishop, V. Lyuboslavsky, N. Vijaykrishnan, and M. J. Irwin. Design considerations for databus charge recovery. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 9(1):104-106, February 2001.

[344]

D. T. Blaauw, A. Dharchoudhury, R. Panda, S. Sirichotiyakul, C. Oh, and T. Edwards. Emerging power management tools for processor design. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 143-148, Monterey, CA, August 10-12 1998.

[345]

D. Blaauw, V. Zolotov, S. Sundareswaran, C. Oh, and R. Panda. Slope propagation in static timing analysis. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 338-343, San Jose, CA, November 5-9 2000.

[346]

D. Blaauw, V. Zolotov, and S. Sundareswaran. Slope propagation in static timing analysis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 21(10):1180-1195, October 2002.

[347]

D. Blaauw, S. Sirichotiyakul, and C. Oh. Driver modeling and alignment for worst-case delay noise. IEEE Transactions on Very Large Scale Intergration (VLSI) Systems, 11(2):157-166, April 2003.

[348]

D. T. Blaauw, C. Oh, V. Zolotov, and A. Dasgupta. Static electromigration analysis for on-chip signal interconnects. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(1):39-48, January 2003.

[349]

D. Blaauw, K. Chopra, A. Srivastava, and L. Scheffer. Statistical timing analysis: from basic principles to state of the art. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27(4):589-607, April 2008.

[350]

D. Blaauw and K. Chopra. CAD tools for variation tolerance. In ACM/IEEE 42nd Design Automation Conference (DAC-05), pages 766-766, Anaheim, CA, June 13-17 2005.

[351]

J. R. Black. Electromigration failure modes in aluminum metallization for semiconductor devices. In Proceedings of the IEEE, pages 1587-1594, September 1969. Published as Proceedings of the IEEE, volume 57, number 9.

[352]

S. Bobba, T. Thorp, K. Aingaran, and D. Lin. IC power distribution challenges. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 643-650, San Jose, CA, November 4-8 2001.

[353]

S. Bobba and I. N. Hajj. Estimation of maximum current envelope for power bus analysis and design. In ACM/IEEE International Symposium on Physical Design, pages 141-146, Monterey, CA, April 6-8 1998.

[354]

S. Bobba and I. N. Hajj. Maximum leakage power estimation for CMOS circuits. In IEEE Alessandro Volta Memorial Workshop on Low-Power Design, pages 116-124, Como, Italy, March 4-5 1999.

[355]

S. Bobba and I. N. Hajj. Maximum voltage variation in the power distribution network of VLSI circuits with RLC models. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 376-381, Huntington Beach, California, August 6-7 2001.

[356]

S. Bodapati and F. N. Najm. Pre-layout estimation of individual wire lengths. In International Workshop on System-Level Interconnect Prediction, pages 93-98, San Diego, CA, April 8-9 2000.

[357]

S. Bodapati and F. N. Najm. Frequency-domain supply current macro-model. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 295-298, Huntington Beach, California, August 6-7 2001.

[358]

S. Bodapati and F. N. Najm. Prelayout estimation of individual wire lengths. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 9(6):943-958, December 2001.

[359]

S. Bodapati and F. N. Najm. High-level current macro-model for power-grid analysis. In ACM/IEEE 39th Design Automation Conference (DAC-02), pages 385-390, New Orleans, LA, June 10-14 2002.

[360]

S. Bodapati and F. N. Najm. High-level current macro model for logic blocks. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(5):837-855, May 2006.

[361]

A. Bogliolo, L. Benini, G. De Micheli, and B. Ricco. Gate-level current waveform simulation of CMOS integrated circuits. In International Symposium on Low Power Electronics and Design, pages 109-112, Monterey, CA, August 12-14 1996.

[362]

A. Bogliolo, L. Benini, and B. Ricco. Power estimation of cell-based CMOS circuits. In 33rd Design Automation Conference, pages 433-438, Las Vegas, NV, June 3-7 1996.

[363]

A. Bogliolo, L. Benini, G. De Micheli, and B. Ricco. Gate-level power and current simulation of CMOS integrated circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 5(4):473-488, December 1997.

[364]

A. Bogliolo, L. Benini, B. Ricco, and G. De Micheli. Efficient switching activity computation during high-level synthesis of control-dominated designs. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 127-132, San Diego, CA, August 16-17 1999.

[365]

A. Bogliolo, R. Corgnati, E. Macii, and M. Poncino. Parametrized RTL power models for combinational soft macros. In IEEE/ACM International Conference on Computer-Aided Design, pages 284-287, San Jose, CA, November 7-11 1999.

[366]

A. Bogliolo, E. Macii, V. Mihailovici, and M. Poncino. Combinational characterization-based power macro-models for sequential macros. In Ninth International Workshop on Power and Timing optimization and Simulation, pages 293-302, Kos, Greece, October 1999.

[367]

A. Bogliolo, R. Corgnati, E. Macii, and M. Poncino. Parametrized RTL power models for soft macros. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 9(6):880-887, December 2001.

[368]

A. Bogliolo and L. Benini. Node sampling: a robust RTL power modeling approach. In IEEE/ACM International Conference on Computer-Aided Design, pages 461-467, San Jose, CA, November 8-12 1998.

[369]

A. Bogliolo and L. Benini. Robust RTL power macromodels. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 6(4):578-581, December 1998.

[370]

A. Bogliolo. Encodings for high-performance signaling. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 170-175, Huntington Beach, California, August 6-7 2001.

[371]

J. Bokor. Prospects for emerging nanoelectronics in mainstream information processing systems. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 647-648, San Jose, CA, November 5-9 2006.

[372]

M. Bolotski and P. Alvelda. Low-power miniaturized information display systems. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 279-281, Monterey, CA, August 10-12 1998.

[373]

A. Bona, M. Sami, D. Sciuto, C. Silvano, V. Zaccaria, and R. Zafalon. Energy estimation and optimization of embedded VLIW processors based on instruction clustering. In ACM/IEEE 39th Design Automation Conference (DAC-02), pages 886-891, New Orleans, LA, June 10-14 2002.

[374]

B. N. Bond and L. Daniel. A piecewise-linear moment-matching approach to parametrized model-order reduction for highly nonlinear systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 26(12):2116-2129, December 2007.

[375]

B. N. Bond and L. Daniel. Stabilizing schemes for piecewise-linear reduced order models via projection and weighting functions. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 860-867, San Jose, CA, November 5-8 2007.

[376]

B. N. Bond and L. Daniel. Guaranteed stable projection-based model reduction for indefinite and unstable linear systems. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 728-735, San Jose, CA, November 10-13 2008.

[377]

M. Borah, R. M. Owens, and M. J. Irwin. Transistor sizing for low power CMOS circuits. IEEE Transactions on Computer-Aided Design, 15(6):665-671, June 1996.

[378]

S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi, and V. De. Parameter variations and impact on circuits and microarchitecture. In ACM/IEEE 40th Design Automation Conference (DAC-03), pages 338-342, Anaheim, CA, June 2-6 2003.

[379]

S. Borkar, T. Karnik, and V. De. Design and reliability challenges in nanometer technologies. In ACM/IEEE 41st Design Automation Conference (DAC-04), pages 75-75, San Diego, CA, June 7-11 2004.

[380]

S. Borkar. Design challenges of technology scaling. IEEE Micro, 19(4):23-29, July-August 1999.

[381]

S. Borkar. Thousand-core chips - a technology perspective. In ACM/IEEE 44th Design Automation Conference (DAC-07), pages 746-749, San Diego, CA, June 4-8 2007.

[382]

A. K. Bose, P. Kozak, C-Y Lo, H. N. Nham, E. Pacas-Skewes, and K. Wu. A fault simulator for MOS LSI circuits. In IEEE 19th Design Automation Conference, pages 400-409, June 1982.

[383]

B. E. Boser. From micro to nano: MEMS as an interface to the nano world. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 824-825, San Jose, CA, November 5-9 2006.

[384]

M. J. Bosley and F. P. Lees. A survey of simple transfer-function derivations from high-order state-variable models. Automata, 8:765-775, 1972.

[385]

V. Bourenkov, K. G. McCarthy, and A. Mathewson. MOS table models for circuit simulation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(3):352-362, March 2005.

[386]

W. J. Bowhill and et al. Circuit implementation of a 300-mhz 64-bit second-generation CMOS alpha CPU. Digital Technical Journal, 7(1):100-118, July 1995.

[387]

K. A. Bowman, B. L. Austin, J. C. Eble, X. Tang, and J. D. Meindl. A physical alpha-power law MOSFET model. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 218-222, San Diego, CA, August 16-17 1999.

[388]

K. A. Bowman, X. Tang, J. C. Eble, and J. D. Meindl. Impact of extrinsic and intrinsic parameter fluctuations on CMOS circuit performance. IEEE Journal of Solid-State Circuits, 35(8):1186-1193, August 2000.

[389]

K. A. Bowman, S. G. Duvall, and J. D. Meindl. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution. In IEEE International Solid-State Circuits Conference (ISSCC), pages 278-279, San Francisco, CA, February 4-8 2001.

[390]

K. A. Bowman, S. B. Samaan, and N. Z. Hakim. Maximum clock frequency distribution model with practical VLSI design considerations. In International Conference on Integrated Circuit Design and Technology (ICICDT), pages 183-191, Austin, TX, May 17-20 2004.

[391]

K. Bowman, J. Tschanz, M. Khellah, M. Ghoneima, Y. Ismail, and V. De. Time-borrowing multi-cycle on-chip interconnects for delay variation tolerance. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 79-84, Tegernsee, Germany, October 4-6 2006.

[392]

K. A. Bowman, A. R. Alameldeen, S. T. Srinivasan, and C. B. Wilkerson. Impact of die-to-die and within-die parameter variations on the throughput distribution of multi-core processors. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 50-55, Portland, Oregon, August 27-29 2007.

[393]

K. A. Bowman and J. D. Meindl. Impact of within-die parameter fluctuations on future maximum clock frequency distributions. In IEEE Custom Integrated Circuits Conference (CICC), pages 229-232, 2001.

[394]

E. Bozorgzadeh, S. Ghiasi, A. Takahashi, and M. Sarrafzadeh. Optimal integer delay budgeting on directed acyclic graphs. In ACM/IEEE 40th Design Automation Conference (DAC-03), pages 920-925, Anaheim, CA, June 2-6 2003.

[395]

K. Brace, R. L. Rudell, and R. E. Bryant. Efficient implementation of a BDD package. In 27th ACM/IEEE Design Automation Conference, pages 40-45, Orlando, FL, June 24-28 1990.

[396]

J. E. Bracken, V. Raghavan, and R. A. Rohrer. Extension of the asymptotic waveform evaluation technique with the method of characteristics. In IEEE/ACM International Conference on Computer-Aided Design, pages 71-75, Santa Clara, CA, November 8-12 1992.

[397]

A. R. Brahmbhatt, J. Zhang, Q. Wu, and Q. Qiu. Low-power bus encoding using an adaptive hybrid algorithm. In ACM/IEEE 43rd Design Automation Conference (DAC-06), pages 987-990, San Francisco, CA, July 24-28 2006.

[398]

A. Brambilla, A. Premoli, and G. Storti-Gajani. Recasting modified nodal analysis to improve reliability in numerical circuit simulation. IEEE Transactions on Circuits and Systems, 52(3):522-534, March 2005.

[399]

A. Brambilla and D. D'Amore. Energy-based control of numerical errors in time-domain simulation of dynamic circuits. IEEE Transactions on Circuits and Systems, Part I: Fundamental Theory and Applications, 48(5):543-551, May 2001.

[400]

A. Brambilla and P. Maffezzoni. Statistical method for the analysis of interconnect delay in submicrometer layouts. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(8):957-966, August 2001.

[401]

A. Brambilla and G. Storti-Gajani. Frequency warping in time-domain circuit simulation. IEEE Transactions on Circuits and Systems, Part I: Fundamental Theory and Applications, 50(7):904-913, July 2003.

[402]

D. Brand, R. A. Bergamaschi, and L. Stok. Don't cares in synthesis: theoretical pitfalls and practical solutions. IEEE Transactions on Computer-Aided Design, 17(4):285-304, April 1998.

[403]

D. Brand and C. Visweswariah. Inaccuracies in power estimation during logic synthesis. In IEEE/ACM International Conference on Computer-Aided Design, pages 388-394, San Jose, CA, November 10-14 1996.

[404]

D. Brand. Detecting sneak paths in transistor networks. IEEE Transactions on Computers, C-35(3):274-278, March 1986.

[405]

D. Brand. Exhaustive simulation need not require an exponential number of tests. In IEEE/ACM International Conference on Computer-Aided Design, pages 98-101, Santa Clara, CA, November 8-12 1992.

[406]

Y. Brandman, A. Orlitsky, and J. Hennessy. A spectral lower bound technique for the size of decision trees and two-level AND/OR circuits. IEEE Transactions on Computers, 39(2):282-287, February 1990.

[407]

C. Brandolese, W. Fomaciani, F. Salice, and D. Suito. An instruction-level functionality-based energy estimation model for 32-bits microprocessors. In Design Automation Conference, pages 346-351, Los Angeles, CA, June 5-9 2000.

[408]

C. Brandolese, F. Salice, W. Fornaciari, and D. Sciuto. Static power modeling of 32-bit microprocessors. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 21(11):1306-1316, November 2002.

[409]

C. Brandolese, W. Fornaciari, and F. Salice. An area estimation methodology for FPGA based designs at systemc-level. In ACM/IEEE 41st Design Automation Conference (DAC-04), pages 129-132, San Diego, CA, June 7-11 2004.

[410]

F. H. Branin, Jr. Transient analysis of lossless transmission lines. In Proceedings of the IEEE, pages 2012-2013, November 1967. Published as Proceedings of the IEEE, volume 55, number 11.

[411]

F. H. Branin, Jr. The analysis and design of power distribution nets on LSI chips. In IEEE International Conference on Circuits and Computers, pages 785-790, Port Chester, NY, October 1-3 1980.

[412]

R. B. Brashear, D. R. Holberg, M. Ray Mercer, and L. T. Pillage. ETA: Electrical-level timing analysis. In IEEE/ACM International Conference on Computer-Aided Design, pages 258-262, Santa Clara, CA, November 8-12 1992.

[413]

R. K. Brayton, A. J. Hoffman, and T. R. Scott. A theorem on inverses of convex sets of real matrices with application to the worst case DC problem. IEEE Transactions on Circuits and Systems, 24(8):409-415, August 1977.

[414]

R. K. Brayton. Compatible observability don't cares revisited. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 618-623, San Jose, CA, November 4-8 2001.

[415]

J. P. Brennan, A. Dean, S. Kenyon, and S. Ventrone. Low power methodology and design techniques for processor design. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 268-273, Monterey, CA, August 10-12 1998.

[416]

M. A. Breuer, M. Sarrafzadeh, and F. Somenzi. Fundamental CAD algorithms. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 19(12):1449-1475, December 2000.

[417]

M. A. Breuer and R. L. Harrison. Procedures for eliminating static and dynamic hazards in test generation. IEEE Transactions on Computers, C-23(10):1069-1974, October 1974.

[418]

F. Brglez, D. Bryan, and K. Kozminski. Combinational profiles of sequential benchmark circuits. In IEEE International Symposium on Circuits and Systems, pages 1929-1934, 1989.

[419]

F. Brglez and H. Fujiwara. A neutral netlist of 10 combinational benchmark circuits and a target translator in fortran. In IEEE International Symposium on Circuits and Systems (ISCAS-85), pages 663-698,, June 1985.

[420]

F. Brglez. On testability analysis of combinational networks. In IEEE International Symposium on Circuits and Systems, pages 221-225, 1984.

[421]

J. Briaire and K. S. Krisch. Principles of substrate crosstalk generation in CMOS circuits. IEEE Transactions on Computer-Aided Design, 19(6):645-653, June 2000.

[422]

L. M. Brocco, S. P. McCormick, and J. Allen. Macromodeling CMOS circuits for timing simulation. IEEE Transactions on Computer-Aided Design, 7(12):1237-1249, December 1988.

[423]

R. W. Broderesen, M. A. Horowitz, D. Markovic, B. Nikolic, and V. Stojanovic. Methods for true power minimization. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 35-42, San Jose, CA, November 10-14 2002.

[424]

R. W. Brodersen, A. Chandrakasan, and S. Sheng. Technologies for personal communications. In 1991 Symposium on VLSI Circuits, pages 5-9, Tokyo, Japan, 1991.

[425]

S. Brokar. Electronics beyond nano-scale CMOS. In ACM/IEEE 43rd Design Automation Conference (DAC-06), pages 807-808, San Francisco, CA, July 24-28 2006.

[426]

R. F. Brown. Model stability in use of moments to estimate pulse transfer functions. Electronics Letters, 7(19):587-589, September 23 1971.

[427]

S. D. Brown. An overview of technology, architecture and CAD tools for programmable logic devices. In IEEE Custom Integrated Circuits Conference, pages 69-76, 1994.

[428]

M. Brownlee, P. K. Hanumolu, U.-K. Moon, and K. Mayaram. The effect of power supply noise on right oscillator phase noise. In The 2nd Annual Northeast Workshop on Circuits and Systems (NEWCAS-04), pages 225-228, Montreal, Quebec, June 20-23 2004.

[429]

D. Bruni, G. Oliveri, A. Bogliolo, and L. Benini. Delay-sensitive power estimation at the register-transfer level. In 8th IEEE International Conference on Electronics, Circuits and Systems, pages 1031-1034, St. Julian, Malta, September 2-5 2001.

[430]

L. Brusamarello, R. da Silva, G. I. Wirth, and R. A. L. Reis. Probabilistic approach for yield analysis of dynamic logic circuits. IEEE Transactions on Circuits and Systems, 55(8):2238-2248, September 2008.

[431]

R. E. Bryant and Y-A. Chen. Verification of arithmetic circuits with binary moment diagrams. In 32nd Design Automation Conference, pages 535-541, San Francisco, CA, June 12-16 1995.

[432]

R. E. Bryant. An algorithm for MOS logic simulation. LAMDA, (Fourth Quarter):46-53, 1980.

[433]

R. E. Bryant. A switch-level model and simulator for MOS digital systems. IEEE Transactions on Computers, C-33(2):160-177, February 1984.

[434]

R. E. Bryant. Graph-based algorithms for boolean function manipulation. IEEE Transactions on Computers, C-35(8):677-691, August 1986.

[435]

R. E. Bryant. Algorithmic aspects of symbolic switch network analysis. IEEE Transactions on Computer-Aided Design, CAD-6(4):618-633, July 1987.

[436]

R. E. Bryant. Boolean analysis of MOS circuits. IEEE Transactions on Computer-Aided Design, CAD-6(4):634-649, July 1987.

[437]

R. E. Bryant. A survey of switch-level algorithms. IEEE Design & Test of Computers, 4(4):26-40, August 1987.

[438]

R. E. Bryant. Binary decision diagrams and beyond: enabling technologies for formal verification. In IEEE/ACM International Conference on Computer-Aided Design, pages 236-243, San Jose, CA, November 5-9 1995.

[439]

I. Brynjolfson and Z. Zilic. Dynamic clock management for low power applications in fpgas. In IEEE Custom Integrated Circuits Conference (CICC), pages 7.3.1-7.3.4, 2000.

[440]

M. Bucci, L. Germani, R. Luzzi, P. Tommasino, A. Trifiletti, and M. Varanonuovo. A high-speed IC random-number source for smartcard microcontrollers. IEEE Transactions on Circuits and Systems, Part I: Fundamental Theory and Applications, 50(11):1373-1380, November 2003.

[441]

P. Buch, C. K. Lennard, and A. R. Newton. Engineering change for power optimization using global sensitivity and synthesis flexibility. In 1997 International Symposium on Low Power Electronics and Design, pages 88-91, Monterey, CA, August 18-20 1997.

[442]

P. Buch, A. Narayan, A. R. Newton, and A. Sangiovanni-Vincentelli. Logic synthesis for large pass transistor circuits. In IEEE/ACM International Conference on Computer-Aided Design, pages 663-670, San Jose, CA, November 9-13 1997.

[443]

M. Budnik, A. Raychowdhury, A. Bansal, and K. Roy. A high density, carbon nanotube capacitor for decoupling applications. In ACM/IEEE 43rd Design Automation Conference (DAC-06), pages 935-938, San Francisco, CA, July 24-28 2006.

[444]

M. M. Budnik and K. Roy. A power delivery and decoupling network minimizing ohmic loss and supply voltage variation in silicon nanoscale technologies. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14(12):1336-1346, December 2006.

[445]

D. Bufistov, J. Cortadella, M. Kishinevsky, and S. Sapatnekar. A general model for performance optimization of sequential systems. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 362-369, San Jose, CA, November 5-8 2007.

[446]

V. Bulovi, I. Kymissis, I. Nausieda, K. Ryu, A. Wang, A. I. Akinwande, and C. G. Sodini. Molecular organic electronic circuits. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 830-831, San Jose, CA, November 5-9 2006.

[447]

J. Bunda, W. C. Athas, and D. Fussell. Evaluating power implications of CMOS microprocessor design decisions. In ACM/IEEE 1994 International Workshop on Low Power Design, pages 147-152, Napa, CA, April 24-27 1994.

[448]

W. L Buntine, L. Su, A. R. Newton, and A. Mayer. Adaptive methods for netlist partitioning. In IEEE/ACM International Conference on Computer-Aided Design, pages 356-363, San Jose, CA, November 9-13 1997.

[449]

A. Buonomo and A. L. Schiavo. A constructive method for finding the periodic response of nonlinear circuits. IEEE Transactions on Circuits and Systems, Part I: Fundamental Theory and Applications, 50(7):885-893, July 2003.

[450]

R. Burch, J. Hall, F. Najm, D. Hocevar, P. Yang, and M. McGraw. A CAD system for measuring voltage drop and electromigration in VLSI metallization patterns. Texas Instruments Technical Journal, 5(3):74-84, May-June 1988.

[451]

R. Burch, F. Najm, P. Yang, and D. Hocevar. Pattern-independent current estimation for reliability analysis of CMOS circuits. In 25th ACM/IEEE Design Automation Conference, pages 294-299, Anaheim, CA, June 12-15 1988.

[452]

R. Burch, F. Najm, P. Yang, and T. Trick. Mcpower: A monte carlo approach to power estimation. In IEEE/ACM International Conference on Computer-Aided Design, pages 90-97, Santa Clara, CA, November 8-12 1992.

[453]

R. Burch, F. Najm, P. Yang, and T. Trick. A monte carlo approach for power estimation. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1(1):63-71, March 1993.

[454]

T. D. Burd and R. W. Brodersen. Design issues for dynamic voltage scaling. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 9-14, Italy, July 26-27 2000.

[455]

T. M. Burks, K. A. Sakallah, and T. N. Mudge. Critical paths in circuits with level-sensitive latches. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 3(2):273-291, June 1995.

[456]

T. M. Burks and K. A. Sakallah. Min-max linear programming and the timing analysis of digital circuits. In IEEE/ACM International Conference on Computer-Aided Design, pages 152-155, Santa Clara, CA, November 7-11 1993.

[457]

W. P. Burleson, M. Ciesielski, F. Klass, and W. Liu. Wave-pipelining: A tutorial and research survey. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 6(3):464-474, September 1998.

[458]

S. M. Burns, M. Ketkar, N. Menezes, K. A. Bowman, J. W. Tschanz, and V. De. Comparative analysis of conventional and statistical design techniques. In ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU-07), pages 31-36, Austin, Texas, February 26-27 2007.

[459]

S. M. Burns, M. Ketkar, N. Menezes, K. A. Bowman, J. W. Tschanz, and V. De. Comparative analysis of conventional and statistical design techniques. In ACM/IEEE 44th Design Automation Conference (DAC-07), pages 238-243, San Diego, CA, June 4-8 2007.

[460]

S. Bush. Automatic generation of gate level models with accurate timing. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 52-55, 1987.

[461]

M. Butts, A. DeHon, and S. C. Goldstein. Molecular electronics: Devices, systems and tools for gigagate, gigabit chips. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 433-440, San Jose, CA, November 10-14 2002.

[462]

K. M. Buyuksahin, P. Patra, and F. N. Najm. ESTIMA: an architectural-level power estimator for multi-ported pipelines register files. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 294-297, Seoul, Korea, August 25-27 2003.

[463]

K. M. Buyuksahin and F. N. Najm. High-level power estimation with interconnect effects. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 197-202, Italy, July 26-27 2000.

[464]

K. M. Buyuksahin and F. N. Najm. High-level area estimation. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 271-274, Monterey, California, August 12-14 2002.

[465]

K. M. Buyuksahin and F. N. Najm. Early power estimation for VLSI circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(7):1076-1088, July 2005.

[466]

R. H. Byrd, G. D. Hachtel, M. R. Lightner, and M. H. Heydemann. Switch level simulation: models, theory, and algorithms. In A. L. Sangiovanni-Vincentelli, editor, Advances in Computer-Aided Engineering Design, pages 93-148. JAI Press Inc., 1985. UI : 620.00425Ad95 Vol.1.

[467]

J-P. Caisso, E. Cerny, and N. C. Rumin. A recursive technique for computing delays in series-parallel MOS transistor circuits. IEEE Transactions on Computer-Aided Design, 10(5):589-595, May 1991.

[468]

N. Calazans, R. Jacobi, Q. Zhang, and C. Trullemans. Improving bdds manipulation through incremental reduction and enhanced heuristics. In IEEE Custom Integrated Circuits Conference, pages 11.3.1-11.3.5, 1991.

[469]

A. E. Caldwell, A. B. Kahng, S. Mantik, I. L. Markov, and A. Zelikovsky. On wirelength estimation for row-based placement. In ACM/IEEE International Symposium on Physical Design, pages 4-11, Monterey, CA, April 6-8 1998.

[470]

A. E. Caldwell, A. B. Kahng, S. Mantik, I. L. Markov, and A. Zelikovsky. On wirelength estimations for row-based placement. IEEE Transactions on Computer-Aided Design, 18(9):1265-1278, September 1999.

[471]

B. H. Calhoun, F. A. Honore, and A. Chandrakasan. Design methodology for fine-grained leakage control in MTCMOS. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 104-109, Seoul, Korea, August 25-27 2003.

[472]

B. H. Calhoun, A. Wang, N. Verma, and A. Chandrakasan. Sub-threshold design: the challenges of minimizing circuit energy. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 366-368, Tegernsee, Germany, October 4-6 2006.

[473]

B. H. Calhoun and A. Chandrakasan. Characterizing and modeling minimum energy operation for subthreshold circuits. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 90-95, Newport Beach, CA, August 9-11 2004.

[474]

D. Van Campenhout, T. Mudge, and K. A. Sakallah. Timing verification of sequential dynamic circuits. IEEE Transactions on Computer-Aided Design, 18(5):645-658, May 1999.

[475]

P. Camurati, P. Prinetto, and M. Sonza Reorda. Random testability analysis : comparing and evaluating existing approaches. In IEEE International Conference on Computer Design, pages 70-73, 1988.

[476]

R. Y. Cannon and K. D. Brown. Equation based timing: methodology and model for cell libraries. In IEEE Custom Integrated Circuits Conference, pages 367-370, Santa Clara, CA, May 1-4 1995.

[477]

M.-A. Cantin, Y. Savaria, D. Prodanos, and P. Lavoie. A metric for automatic word-length determination of hardware datapaths. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(10):2228-2231, October 2006.

[478]

A. Cao, A. Adalal, J. Bauman, P. Delisle, P. Dedood, P. Donehue, M. Dell'OcaKhouja, T. Doan, M. Doreswamy, P. Ferolito, O. Geva, D. Greenhill, S. Gopaladhine, J. Irwin, L. Lev, J. MacDonald, M. Ma, S. Mitra, P. Patel, A. Prabhu, et al. CAD methodology for the design of the ultrasparc-I microprocessor at SUN microsystems inc. In 32nd Design Automation Conference, pages 19-22, San Francisco, CA, June 12-16 1995.

[479]

Y. Cao, C. Hu, X. Huang, A. B. Kahng, S. Muddu, D. Stroobandt, and D. Sylvester. Effects of global interconnect optimizations on performance estimation of deep submicron design. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 56-61, San Jose, CA, November 5-9 2000.

[480]

Y. Cao, X. Huang, N. Chang, S. Lin, O. S. Nakagawa, W. Xie, and C. Hu. Effective on-chip inductance modeling for muliple signal lines and application on repeater insertion. In IEEE International Symposium on Quality Electronic Design (ISQED), pages 185-190, San Jose, CA, March 26-28 2001.

[481]

Y. Cao, Y.-M. Lee, T.-H. Chen, and C. C.-P. Chen. Hiprime: Hierarchical and passivity reserved interconnect macromodeling engine for RLKC power delivery. In ACM/IEEE 39th Design Automation Conference (DAC-02), pages 379-384, New Orleans, LA, June 10-14 2002.

[482]

Y. Cao, C. Hu, X. Huang, A. B. Kahng, I. L. Markov, M. Oliver, D. Stroobandt, and D. Sylvester. Improved a priori interconnect predictions and technology extrapolation in the GTX system. IEEE Transactions on Very Large Scale Integrated (VLSI) Systems, 11(1):3-14, February 2003.

[483]

Y. Cao, X.-D. Yang, X. Huang, and D. Sylvester. Switch-factor based loop RLC modeling for efficient timing analysis. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 848-853, San Jose, CA, November 9-13 2003.

[484]

Y. Cao, X. Yang, X. Huang, and D. Sylvester. Switch-factor based loop RLC modeling for efficient timing analysis. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 13(9):1072-1078, September 2005.

[485]

K. Cao, S. Dobre, and J. Hu. Standard cell characterization considering lithography induced variations. In ACM/IEEE 43rd Design Automation Conference (DAC-06), pages 801-804, San Francisco, CA, July 24-28 2006.

[486]

Y. Cao and L. T. Clark. Mapping statistical process variations toward circuit performance variability: an analytical modeling approach. In ACM/IEEE 42nd Design Automation Conference (DAC-05), pages 658-663, Anaheim, CA, June 13-17 2005.

[487]

Y. Cao and L. T. Clark. Mapping statistical process variations toward circuit performance variability: An analytical modeling approach. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 26(10):1866-1873, October 2007.

[488]

A. Cao and C.-K. Koh. Post-layout logic optimization of domino circuits. In ACM/IEEE 41st Design Automation Conference (DAC-04), pages 820-825, San Diego, CA, June 7-11 2004.

[489]

Y. Cao and H. Yasuura. A system-level energy minimization approach using datapath width optimization. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 231-236, Huntington Beach, California, August 6-7 2001.

[490]

L. Cao. Circuit power estimation using pattern recognition techniques. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 412-417, San Jose, CA, November 10-14 2002.

[491]

M. Capobianchi, V. Labay, F. Shi, and G. Mizushima. Simulating the electrical behaviour of integrated circuit devices in the presence of thermal interactions. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(10):2231-2241, October 2006.

[492]

L. Capodieci, P. Gupta, A. B. Kahng, D. Sylvester, and J. Yang. Toward a methodology for manufacturability-driven design rule exploration. In ACM/IEEE 41st Design Automation Conference (DAC-04), pages 311-316, San Diego, CA, June 7-11 2004.

[493]

J.-A. Carballo, J. L. Burns, S.-M. Yoo, I. Vo, and V. R. Norman. A semi-custom voltage-island technique and its application to high-speed serial links. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 60-65, Seoul, Korea, August 25-27 2003.

[494]

F. Carbognani, F. Buergin, N. Felber, H. Kaeslin, and W. Fichtner. Transmission gates combined with level-restoring CMOS gates reduce glitches in low-power low-frequency multipliers. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16(7):830-836, July 2008.

[495]

J. Carletta, R. Veillette, F. Krach, and Z. Fang. Determining appropriate precisions for signals in fixed-point IIR filters. In ACM/IEEE 40th Design Automation Conference (DAC-03), pages 656-661, Anaheim, CA, June 2-6 2003.

[496]

L. P. Carloni, P. C. McGeer, A. Saldanha, and A. L. Sangiovanni-Vincentelli. Trace driven logic synthesis - application to power minimization. In IEEE/ACM International Conference on Computer-Aided Design, pages 581-588, San Jose, CA, November 9-13 1997.

[497]

J. Carmona, J.-M. Colom, J. Cortadella, and F. Garcia-Valles. Synthesis of asynchronous controllers using integer linear programming. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(9):1637-1651, September 2006.

[498]

J. Carmona, J. Cortadella, Y. Takada, and F. Peper. From molecular interactions to gates: a systematic approach. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 891-898, San Jose, CA, November 5-9 2006.

[499]

J. A. Carrasco and V. Sune. An ROBDD-based combinatorial method for the evaluation of yield of defect-tolerant systems-on-chip. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 17(2):207-220, February 2009.

[500]

B. Carre. Graphs and networks. Clarendon Press-Oxford, Oxford, 1979. UI : 511.5C54g.

[501]

H. Caruso. The ESS muddle: physics vs relics. In Annual Reliability and Maintainability Symposium, pages 233-241, Washington, DC, January 16-19 1995.

[502]

G. Casinovi and A. Sangiovanni-Vincentelli. A macromodeling algorithm for analog circuits. IEEE Transactions on Computer-Aided Design, 10(2):150-160, February 1991.

[503]

G. Casinovi and C. Young. Estimation of power dissipation in switched-capacitor circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(12):1625-1636, December 2003.

[504]

P. Caspi, A. Mili, and Ch. Robach. An information measure on nets - application to the testability of digital systems. In B. Dubuisson, editor, Information and Systems, pages 35-39. Pergamon, New York, NY, 1978.

[505]

M. R. Casu, M. Graziano, G. Masera, G. Piccinini, and M. Zamboni. An electromigration and thermal model of power wires for a priori high-level reliability prediction. IEEE Transactions on Very Large Scale Intergration (VLSI) Systems, 12(4):349-358, April 2004.

[506]

B. Catanzaro, K. Keutzer, and B.-Y. Su. Parallelizing CAD: a timely research agenda for EDA. In ACM/IEEE 45th Design Automation Conference (DAC-08), pages 12-17, Anaheim, CA, June 8-13 2008.

[507]

E. Cerny, J. P. Hayes, and N. C. Rumin. Accuracy of magnitude-class calculations in switch-level modeling. IEEE Transactions on Computer-Aided Design, 11(4):443-452, April 1992.

[508]

E. Cerny and J. Gecsei. Simulation of MOS circuits by decision diagrams. IEEE Transactions on Computer-Aided Design, CAD-4(4):685-693, October 1985.

[509]

E. Cerny and C. Mauras. Tautology checking using cross-controllability and cross-observability relations. In IEEE International Conference on Computer-Aided Design, pages 34-37, Santa Clara, CA, November 11-15 1990.

[510]

N. Chabini and W. Wolf. Reducing dynamic power consumption in synchronous sequential digital designs using retiming and supply voltage scaling. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(6):573-589, June 2004.

[511]

D. Chai, A. Kondratyev, Y. Ran, K. H. Tseng, Y. Watanabe, and M. Marek-Sadowska. Temporofunctional crosstalk noise analysis. In ACM/IEEE 40th Design Automation Conference (DAC-03), pages 860-863, Anaheim, CA, June 2-6 2003.

[512]

G. J. Chaitin. Randomness and mathematical proof. Scientific American, 232(5):47-52, May 1975.

[513]

G. R. Chaji and S. M. Fakhraie. A low-power high-performance digital circuit for deep submicron techniques. In The 3rd Annual Northeast Workshop on Circuits and Systems (NEWCAS-05), pages 123-126, Quebec City, Quebec, June 19-22 2005.

[514]

A. Chakraborty, K. Duraisami, A. Sathanur, P. Sithambaram, L. Benini, A. Macii, E. Macii, and M. Poncino. Dynamic thermal clock skew compensation using tunable delay buffers. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16(6):639-649, June 2008.

[515]

S. T. Chakradhar, M. L. Bushnell, and V. D. Agrawal. Automatic test generation using neural networks. In IEEE International Conference on Computer-Aided Design, pages 416-419, Santa Clara, CA, Nov. 7-10 1988.

[516]

S. T. Chakradhar, V. D. Agrawal, and M. L. Bushnell. Automatic test generation using quadratic 0-1 programming. In 27th ACM/IEEE Design Automation Conference (DAC90), pages 654-659, Orlando, FL, June 24-28 1990.

[517]

S. Chakravarty and H. B. Hunt, III. On the computation of detection probability for multiple faults. In IEEE International test conference, pages 252-262, Sept. 8-11 1986.

[518]

S. Chakravarty and H. B. Hunt, III. A note on detecting sneak paths in transistor networks. IEEE Transactions on Computers, 38(6):861-864, June 1989.

[519]

S. Chakravarty and H. B. Hunt, III. On computing signal probability and detection probability of stuck-at faults. IEEE Transactions on Computers, 39(11):1369-1377, November 1990.

[520]

S. Chakravarty and H. B. Hunt, III. On computing reliability-measures of boolean circuits. IEEE Transactions on Reliability, 40(5):582-592, December 1991.

[521]

S. Chakravarty and S. S. Ravi. Computing optimal test sequences from complete test sets for stuck-open faults in CMOS circuits. IEEE Transactions on Computer-Aided Design, 9(3):329-331, March 1990.

[522]

S. Chakravarty. A note on random versus deterministic testing of gate-level combinational circuits. In IEEE International Conference on Computer-Aided Design, pages 152-155, Santa Clara, CA, Nov. 9-12 1987.

[523]

S. Chakravarty. On the complexity of using bdds for the synthesis and analysis of boolean circuits. In Proc. 27th Annual Allerton Conference on Communications, Control, and Computing, pages 730-739, Monticello, IL, Sept. 27-29 1989.

[524]

S. K. Chakravarty. On the complexity of computing tests for CMOS gates. IEEE Transactions on Computer-Aided Design, 8(9):973-980, September 1989.

[525]

S. C. Chan, K. L. Shepard, and D.-J. Kim. Static noise analysis for digital integrated circuits in partially depleted silicon-on-insulator technology. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 21(8):916-927, August 2002.

[526]

T. F. Chan, J. Cong, T. Kong, J. R. Shinnerl, and K. Sze. An enhanced multilevel algorithm for circuit placement. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 299-306, San Jose, CA, November 9-13 2003.

[527]

P. K. Chan and K. Karplus. Computing signal delay in general RC networks by tree/link partitioning. In 26th ACM/IEEE Design Automation Conference, pages 485-490, June 1989.

[528]

P. K. Chan and K. Karplus. Computing signal delay in general RC networks by tree/link partitioning. IEEE Transactions on Computer-Aided Design, 9(8):898-902, August 1990.

[529]

V. Chan and W. Q. Meeker. A failure-time model for infant-mortality and wearout failure modes. IEEE Transactions on Reliability, 48(4):377-387, December 1999.

[530]

P. K. Chan and M. D. F. Schlag. Bounds on signal delay in RC mesh networks. IEEE Transactions on Computer-Aided Design, 8(6):581-589, June 1989.

[531]

S. C. Chan and K. L. Shepard. Practical consideration in RLCK crosstalk analysis for digital integrated circuits. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 598-604, San Jose, CA, November 4-8 2001.

[532]

P. K. Chan. An extension of elmore's delay. IEEE Transactions on Circuits and Systems, CAS-33(11):1147-1149, November 1986.

[533]

P. K. Chan. An extension of elmore's delay and its application for timing analysis of MOS pass transistor networks. IEEE Transactions on Circuits and Systems, CAS-33(11):1149-1152, November 1986.

[534]

P. K. Chan. Signal delay in RC networks with floating capacitors. In IEEE International Conference on Circuits and Systems, pages 2831-2834, 1988.

[535]

P. K. Chan. Comments on "asymptotic waveform evaluation for timing analysis". IEEE Transactions on Computer-Aided Design, 10(8):1078-1079, August 1991.

[536]

V. Chandra, H. Schmit, A. Xu, and L. Pileggi. A power aware system level interconnect design methodology for latency-insensitive systems. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 275-282, San Jose, CA, November 7-11 2004.

[537]

S. Chandra, K. Lahiri, A. Raghunathan, and S. Dey. Considering process variations during system-level power analysis. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 342-345, Tegernsee, Germany, October 4-6 2006.

[538]

S. Chandra, K. Lahiri, A. Raghunathan, and S. Dey. System-on-chip power management considering leakage power variations. In ACM/IEEE 44th Design Automation Conference (DAC-07), San Diego, CA, June 4-8 2007.

[539]

A. P. Chandrakasan, M. Potkonjak, J. Rabaey, and R. W. Brodersen. HYPER-LP: A system for power minimization using architectural transformations. In IEEE/ACM International Conference on Computer-Aided Design, pages 300-303, Santa Clara, CA, November 8-12 1992.

[540]

A. P. Chandrakasan, S. Sheng, and R. W. Brodersen. Low-power CMOS digital design. IEEE Journal of Solid-State Circuits, 27(4):473-484, April 1992.

[541]

A. P. Chandrakasan, R. Allmon, A. Stratakos, and R. W. Brodersen. Design of portable systems. In IEEE 1994 Custom Integrated Circuit Conference, pages 259-266, San Diego, CA, May 1-4 1994.

[542]

A. P. Chandrakasan, M. Potkonjak, R. Mehra, J. Rabaey, and R. W. Brodersen. Optimizing power using transformations. IEEE Transactions on Computer-Aided Design, 14(1):12-31, January 1995.

[543]

A. Chandrakasan, I. Yang, C. Vieri, and D. Antoniadis. Design considerations and tools for low-voltage digital system design. In 33rd Design Automation Conference, pages 113-118, Las Vegas, NV, June 3-7 1996.

[544]

R. Chandramouli, N. Vijaykrishnan, and N. Ranganathan. Sequential tests for integrated-circuit failures. IEEE Transactions on Reliability, 47(4):463-471, December 1998.

[545]

V. Chandramouli and K. A. Sakallah. Modeling the effects of temporal proximity of input transitions on gate propagation delay and transition time. In 33rd Design Automation Conference, pages 617-622, Las Vegas, NV, June 3-7 1996.

[546]

R. Chandramouli and V. K. Srikantam. Multimode power modeling and maximum-likelihood estimation. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(11):1244-1248, November 2004.

[547]

F-C. Chang, C-F. Chen, and P. Subramaniam. An accurate and efficient gate level delay calculator for MOS circuits. In 25th ACM/IEEE Design Automation Conference, pages 282-287, Anaheim, CA, June 12-15 1988.

[548]

M-C. Chang, J-H. Chern, and P. Yang. An accurate grid local truncation error for device simulation. In IEEE/ACM International Conference on Computer-Aided Design, pages 275-282, Santa Clara, CA, November 7-11 1993.

[549]

S.-C. Chang, M. Marek-Sadowska, and K.-T. Cheng. Perturb and simplify: multilevel boolean network optimizer. IEEE Transactions on Computer-Aided Design, 15(12):1494-1504, December 1996.

[550]

S.-C. Chang, L. P.P.P. van Ginneken, and M. Marek-Sadowska. Fast boolean optimization by rewiring. In IEEE/ACM International Conference on Computer-Aided Design, pages 262-269, San Jose, CA, November 10-14 1996.

[551]

N. Chang, K. Kim, and J. Cho. Bus encoding for low-power high-performance memory systems. In Design Automation Conference, pages 800-805, Los Angeles, CA, June 5-9 2000.

[552]

N. Chang, K. Kim, and H. G. Lee. Cycle-accurate energy consumption measurement and analysis: case study of arm7tdmi. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 185-190, Italy, July 26-27 2000.

[553]

C.-W. Chang, K. Wang, and M. Marek-Sadowska. Layout-driven hot-carrier degradation minimization using logic restructuring techniques. In ACM/IEEE 38th Design Automation Conference (DAC-01), pages 97-102, Las Vegas, NV, June 18-22 2001.

[554]

Y.-J. Chang, C.-L. Yang, and F. Lai. A power-aware SWDR cell for reducing cache write power. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 14-17, Seoul, Korea, August 25-27 2003.

[555]

C.-C. Chang, J. Cong, M. Romesis, and M. Xie. Optimality and scalability study of existing placement algorithms. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(4):537-549, April 2004.

[556]

C.-W. J. Chang, M.-F. Hsiao, B. Hu, K. Wang, M. Marek-Sadowska, C.-K. Cheng, and S.-J. Chen. Fast postplacement optimization using functional symmetries. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(1):102-118, January 2004.

[557]

Y.-J. Chang, F. Lai, and C.-L. Yang. Zero-aware asymmetric SRAM cell for reducing cache power in writing zero. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(8):827-836, August 2004.

[558]

H. Chang, V. Zolotov, S. Narayan, and C. Visweswariah. Parameterized block-based statistical timing analysis with non-gaussian parameters, nonlinear delay functions. In ACM/IEEE 42nd Design Automation Conference (DAC-05), pages 71-76, Anaheim, CA, June 13-17 2005.

[559]

Y.-C. Chang, K.-H. Tam, and L. He. Power-optimal repeater insertion considering vdd and vth as design freedoms. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 137-142, San Diego, CA, August 8-10 2005.

[560]

H. Chang and J. A. Abraham. VIPER: An efficient vigorously sensitizable path extractor. In 30th ACM/IEEE Design Automation Conference, pages 112-117, Dallas, Texas, June 14-18 1993.

[561]

Y.-T. Chang and K.-T. Cheng. Self-referential verification for gate-level implementations of arithmetic circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(7):1102-1112, July 2004.

[562]

A. Chang and W. J. Dally. Explaining the gap between ASIC and custom power: a custom perspective. In ACM/IEEE 42nd Design Automation Conference (DAC-05), pages 281-284, Anaheim, CA, June 13-17 2005.

[563]

Y.-S. Chang and C.-M. Kyung. Conforming block inversion for low power memory. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 10(1):15-19, February 2002.

[564]

S-C. Chang and M. Marek-Sadowska. Perturb and simplify: multi-level boolean network optimizer. In IEEE/ACM International Conference on Computer-Aided Design, pages 2-5, San Jose, CA, November 6-10 1994.

[565]

J-M. Chang and M. Pedram. Register allocation and binding for low power. In 32nd Design Automation Conference, pages 29-35, San Francisco, CA, June 12-16 1995.

[566]

J-M. Chang and M. Pedram. Energy minimization using multiple supply voltages. In International Symposium on Low Power Electronics and Design, pages 157-162, Monterey, CA, August 12-14 1996.

[567]

H. Chang and S. S. Sapatnekar. Statistical timing alaysis considering spatial correlations using a single PERT-like traversal. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 621-625, San Jose, CA, November 9-13 2003.

[568]

H. Chang and S. S. Sapatnekar. Full-chip analysis of leakage power under process variations, including spatial correlations. In ACM/IEEE 42nd Design Automation Conference (DAC-05), pages 523-528, Anaheim, CA, June 13-17 2005.

[569]

H. Chang and S. S. Sapatnekar. Statistical timing analysis under spatial correlations. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(9):1467-1482, September 2005.

[570]

M. C.-T. Chao, L.-C. Wang, K.-T. Cheng, and S. Kundu. Static statistical timing analysis for latch-based pipeline designs. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 468-472, San Jose, CA, November 7-11 2004.

[571]

A. Chatterjee, M. Nandakumar, and I-C. Chen. An investigation of the impact of technology scaling on power wasted as short-circuit current in low voltage static CMOS circuits. In International Symposium on Low Power Electronics and Design, pages 145-150, Monterey, CA, August 12-14 1996.

[572]

B. Chatterjee, M. Sachdev, S. Hsu, R. Krishnamurthy, and S. Borkar. Effectiveness and scaling trends of leakage control techniques for sub-130nm CMOS technologies. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 122-127, Seoul, Korea, August 25-27 2003.

[573]

B. Chatterjee, M. Sachdev, and R. Krishnamurthy. Leakage control techniques for designing robust, low power wide-OR domino logic for sub-130nm CMOS technologies. In IEEE International Symposium on Quality Electronic Design (ISQED), pages 415-420, San Jose, CA, March 22-24 2004.

[574]

S. Chatterjee, A. Mishchenko, R. Brayton, X. Wang, and T. Kam. Reducing structural bias in technology mapping. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD-05), pages 519-526, San Jose, CA, November 6-10 2005.

[575]

A. Chatterjee and R. K. Roy. Synthesis of low power linear DSP circuits using activity metrics. In IEEE 7th International Conference on VLSI Design, pages 265-270, January 1994.

[576]

S. Chattopadhyay, S. Roy, and P. P. Chaudhuri. KGPMIN: An efficient multilevel multioutput AND-OR-XOR minimizer. IEEE Transactions on Computer-Aided Design, 16(3):257-265, March 1997.

[577]

A. Chattopadhyay and Z. Zilic. GALDS: a complete framework for designing multiclock asics and socs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 13(6):641-654, June 2005.

[578]

A. Chatzigeorgiou, S. Nikolaidis, and I. Tsoukalas. A modeling technique for CMOS gates. IEEE Transactions on Computer-Aided Design, 18(5):557-575, May 1999.

[579]

A. Chaudhary, D.-Z. Chen, X.-S. Hu, K. Whitton, and M. Niemier. Eliminating wire crossings for molecular quantum-dot cellular automata implementation. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD-05), pages 565-571, San Jose, CA, November 6-10 2005.

[580]

K. Chaudhary and M. Pedram. Computing the area versus delay trade-off curves in technology mapping. IEEE Transactions on Computer-Aided Design, 14(12):1480-1489, December 1995.

[581]

R. Chaudhry, D. Blaauw, R. Panda, and T. Edwards. Current signature compression for IR-drop analysis. In Design Automation Conference, pages 162-167, Los Angeles, CA, June 5-9 2000.

[582]

Y.-M. Chee, C. J. Colbourn, and A.-C.-H. Ling. Optimal memoryless encoding for low power off-chip data buses. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 369-374, San Jose, CA, November 5-9 2006.

[583]

H. H. Chen, R. G. Mathews, and J. A. Newkirk. Test generation for MOS circuits. In IEEE 1984 International Test Conference, pages 70-79, 1984.

[584]

H. H. Chen, R. G. Mathews, and J. A. Newkirk. An algorithm to generate tests for MOS circuits at the switch level. In IEEE 1985 International Test Conference, pages 304-312, 1985.

[585]

H-C Chen, D. H-C Du, and L-R Liu. Critical path selection for performance optimization. IEEE Transactions on Computer-Aided Design, 12(2):185-195, February 1993.

[586]

X. Chen, P. Pan, and C. L. Liu. Desensitization for power reduction in sequential circuits. In 33rd Design Automation Conference, pages 795-800, Las Vegas, NV, June 3-7 1996.

[587]

Z. Chen, K. Roy, and T-L Chou. Power sensitivity - A new method to estimate power dissipation considering uncertain specifications of primary inputs. In IEEE/ACM International Conference on Computer-Aided Design, pages 40-44, San Jose, CA, November 9-13 1997.

[588]

Z. Chen, K. Roy, and T-L Chou. Sensitivity of power dissipation to uncertainties in primary input specification. In IEEE 1997 Custom Integrated Circuits Conference, pages 487-490, Santa Clara, CA, May 5-8 1997.

[589]

C-P Chen, C. C. N. Chu, and D. F. Wong. Fast and exact simultaneous gate and wire sizing by lagrangian relaxation. In IEEE/ACM International Conference on Computer-Aided Design, pages 617-624, San Jose, CA, November 8-12 1998.

[590]

R. Y. Chen, R. M. Owens, M. J. Irwin, and R. S. Bajwa. Validation of an architectural level power analysis technique. In IEEE/ACM 35th Design Automation Conference, pages 242-245, San Francisco, CA, June 15-19 1998.

[591]

Z. Chen, M. Johnson, L. Wei, and K. Roy. Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 239-244, Monterey, CA, August 10-12 1998.

[592]

Z. Chen, K. Roy, and E. K. P. Chong. Estimation of power sensitivity in sequential circuits with power macromodeling application. In IEEE/ACM International Conference on Computer-Aided Design, pages 468-472, San Jose, CA, November 8-12 1998.

[593]

Z. Chen, K. Roy, and T.-L. Chou. Efficient statistical approach to estimate power considering uncertain properties of primary inputs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 6(3):484-492, September 1998.

[594]

J. Y. Chen, W. B. Jone, J. S. Wang, H.-I. Lu, and T. F. Chen. Segmented bus design for low-power systems. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 7(1):25-29, March 1999.

[595]

W. Chen, C.-T. Hsieh, and M. Pedram. Gate sizing with controlled displacement. In 1999 International Symposium on Physical Design, pages 127-132, Monterey, CA, April 12-14 1999.

[596]

C. Chen, X. Yang, and M. Sarrafzadeh. Potential slack: an effective metric of combinational circuit performance. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 198-201, San Jose, CA, November 5-9 2000.

[597]

D. Chen, E. Li, E. Rosenbaum, and S.-M. Kang. Interconnect thermal modeling for accurate simulation of circuit timing and reliability. IEEE Transactions on Computer-Aided Design, 19(2):197-205, February 2000.

[598]

P. Chen, D. A. Kirkpatrick, and K. Keutzer. Miller factor for gate-level coupling delay calculation. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 68-74, San Jose, CA, November 5-9 2000.

[599]

P. Chen, D. A. Kirkpatrick, and K. Keutzer. Switching window computation for static timing analysis in the presence of crosstalk noise. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 331-337, San Jose, CA, November 5-9 2000.

[600]

W. Chen, C.-T. Hsieh, and M. Pedram. Simultaneous gate sizing and fanout optimization. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 374-378, San Jose, CA, November 5-9 2000.

[601]

Z. Chen, K. Roy, and E. K. Chong. Estimation of power dissipation using a novel power macromodeling technique. IEEE Transactions on Computer-Aided Design, 19(11):1363-1369, November 2000.

[602]

C. Chen, A. Srivastava, and M. Sarrafzadeh. On gate level power optimization using dual-supply voltages. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 9(5):616-629, October 2001.

[603]

L.-C. Chen, S. K. Gupta, and M. A. Breuer. A new gate delay model for simultaneous switching and its applications. In ACM/IEEE 38th Design Automation Conference (DAC-01), pages 289-294, Las Vegas, NV, June 18-22 2001.

[604]

C. Chen, C. Kang, and M. Sarrafzadeh. Activity-sensitive clock tree construction for low power. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 279-282, Monterey, California, August 12-14 2002.

[605]

C. Chen, X. Yang, and M. Sarrafzadeh. Predicting potential performance for digital circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 21(3):253-262, March 2002.

[606]

L. H. Chen, M. Marek-Sadowska, and F. Brewer. Coping with buffer delay change due to power and ground noise. In ACM/IEEE 39th Design Automation Conference (DAC-02), pages 860-865, New Orleans, LA, June 10-14 2002.

[607]

P. Chen, Y. Kukimoto, and K. Keutzer. Refining switching window by time slots for crosstalk noise calculation. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 583-586, San Jose, CA, November 10-14 2002.

[608]

W.-Y. Chen, S. K. Gupta, and M. A. Breuer. Analytical models for crosstalk excitation and propagation in VLSI circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 21(10):1117-1131, October 2002.

[609]

Y. Chen, A. B. Kahng, G. Robins, and A. Zelikovsky. Area fill synthesis for uniform layout density. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 21(10):1132-1147, October 2002.

[610]

B. Chen, H. Yang, R. Luo, and H. Wang. A novel method for worst-case interconnect delay estimation. IEEE Transactions on Circuits and Systems, Part I: Fundamental Theory and Applications, 50(6):778-781, June 2003.

[611]

D. Chen, J. Cong, and Y. Fan. Low-power high-level synthesis for FPGA architctures. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 134-139, Seoul, Korea, August 25-27 2003.

[612]

H. Chen, C.-K. Cheng, A. B. Kahng, I. Mandoiu, Q. Wang, and B. Yao. The Y-architecture for on-chip interconnect: analysis and methodology. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 13-19, San Jose, CA, November 9-13 2003.

[613]

L.-H. Chen, M. Marek-Sadowska, and F. Brewer. Buffer delay change in the presence of power and ground noise. IEEE Transactions on Very Large Scale Intergration (VLSI) Systems, 11(3):461-473, June 2003.

[614]

O. T.-C. Chen, S. Wang, and Y.-W. Wu. Minimization of switching activities of partial products for designing low-power multipliers. IEEE Transactions on Very Large Scale Intergration (VLSI) Systems, 11(3):418-433, June 2003.

[615]

T.-H. Chen, C. Luk, and C. C.-P. Chen. INDUCTWISE: inductance-wise interconnect simulator and extractor. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(7):884-894, July 2003.

[616]

T.-H. Chen, C. Luk, and C. C.-P. Chen. Supreme: substrate and power-delivery reluctance-enhanced macromodel evaluation. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 786-792, San Jose, CA, November 9-13 2003.

[617]

T.-C. Chen, S.-R. Pan, and Y.-W. Chang. Timing modeling and optimization under the transmission line model. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(1):28-41, January 2004.

[618]

T.-H. Chen, J.-L. Tsai, C. C.-P. Chen, and T. Karnik. Hisim: hierarchical interconnect-centric circuit simulator. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 489-496, San Jose, CA, November 7-11 2004.

[619]

H. Chen, C.-K. Cheng, A. B. Kahng, I. I. Mandoiu, Q. Wang, and B. Yao. The Y architecture for on-chip interconnect: analysis and methodology. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(4):588-599, April 2005.

[620]

H. Chen, C. Yeh, G. Wilke, S. Reddy, H. Nguyen, W. Walker, and R. Murgai. A sliding window scheme for accurate clock mesh analysis. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD-05), pages 939-946, San Jose, CA, November 6-10 2005.

[621]

H.-M. Chen, L.-D. Huang, I.-M. Liu, and M.-D.-F. Wong. Simultaneous power supply planning and noise avoidance in floorplan design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(4):578-587, April 2005.

[622]

X. Chen, A. Davare, H. Hsieh, A. Sangiovanni-Vincentelli, and Y. Watanabe. Simulation based deadlock analysis for system level designs. In ACM/IEEE 42nd Design Automation Conference (DAC-05), pages 260-265, Anaheim, CA, June 13-17 2005.

[623]

Y. Chen, H. Li, K. Roy, and C.-K. Koh. Cascaded carry-select adder (c2sa): a new structure for low-power CSA design. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 115-118, San Diego, CA, August 8-10 2005.

[624]

G.-K. Chen, D. Blaauw, T. Mudge, D. Sylvester, and N.-S. Kim. Yield-driven near-threshold SRAM design. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 660-666, San Jose, CA, November 5-8 2007.

[625]

P.-Y. Chen, K.-H. Ho, and T.-T. Hwang. Skew aware polarity assignment in clock tree. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 376-379, San Jose, CA, November 5-8 2007.

[626]

R. Chen, E. A. Foreman, P. A. Habitz, J. G. Hemmett, K. Kalafala, J. S. Piaget, P. Qi, N. Venkateswaran, C. Visweswariah, J. Xiong, and V. Zolotov. Static timing: back to our roots. In ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU-07), pages 130-136, Austin, Texas, February 26-27 2007.

[627]

Y. Chen, H. Li, J. LI, and C.-K. Koh. Variable-latency adder (VL-adder): new arithmetic circuit design practice to overcome NBTI. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 195-200, Portland, Oregon, August 27-29 2007.

[628]

P.-Y. Chen, C.-Y. Liu, and T.-T. Hwang. Transition-aware decoupling-capacitor allocation in power noise reduction. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 426-429, San Jose, CA, November 10-13 2008.

[629]

T.-W. Chen, K. Kim, Y. Kim, and S. Mitra. Delay shifts predict gate-oxide early life failures. In ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU-08), pages 120-127, Monterey, CA, February 25-26 2008.

[630]

T.-H. Chen and C.-P. Chen. Efficient large-scale power grid analysis based on preconditioned krylov-subspace iterative methods. In ACM/IEEE 38th Design Automation Conference (DAC-01), pages 559-562, Las Vegas, NV, June 18-22 2001.

[631]

D. Chen and J. Cong. Delay optimal low-power circuit clustering for fpgas with dual supply voltages. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 70-73, Newport Beach, CA, August 9-11 2004.

[632]

H-C. Chen and D. H. C. Du. Path sensitization in critical path problem. In IEEE International Conference on Computer-Aided Design, pages 208-211, Santa Clara, CA, November 11-14 1991.

[633]

H-C Chen and D. H-C Du. Path sensitization in critical path problems. IEEE Transactions on Computer-Aided Design, 12(2):196-207, February 1993.

[634]

H-Y. Chen and S. Dutta. A timing model for static CMOS gates. In IEEE International Conference on Computer-Aided Design, pages 72-75, 1989.

[635]

T. Chen and M. K. H. Fan. On convex formulation of the floorplan area minimization problem. In ACM/IEEE International Symposium on Physical Design, pages 124-128, Monterey, CA, April 6-8 1998.

[636]

G. Chen and E. G. Friedman. An RLC interconnect model based on fourier analysis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(2):170-183, February 2005.

[637]

G. Chen and E. G. Friedman. Low-power repeaters driving RC and RLC interconnects with interconnects with delay and bandwidth constraints. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14(2):161-172, February 2006.

[638]

T. Chen and A. Hajjar. Analysing statistical timing behaviour of coupled interconnects using quadratic delay change characteristics. In IEEE International Symposium on Quality Electronic Design (ISQED), pages 183-188, San Jose, CA, March 24-26 2003.

[639]

T. Chen and A. Hajjar. Statistical timing analysis of coupled interconnects using quadratic delay-change characteristics. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(12):1677-1683, December 2004.

[640]

J. Chen and L. He. Piecewise linear model for transmission line with capacitive loading and ramp input. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(6):928-937, June 2005.

[641]

J. Chen and L. He. Worst case crosstalk noise for nonswitching victims in high-speed buses. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(8):1275-1283, August 2005.

[642]

J. Chen and L. He. Modeling and synthesis of multiport transmission line for multichannel communication. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(9):1664-1676, September 2006.

[643]

J. Chen and L. He. Efficient in-package decoupling capacitor optimization for I/O power integrity. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 26(4):734-738, April 2007.

[644]

M.-J. Chen and J.-S. Ho. A three-parameters-only MOSFET subthreshold current CAD model considering back-gate bias and process variations. IEEE Transactions on Computer-Aided Design, 16(4):343-352, April 1997.

[645]

P. Chen and K. Keutzer. Towards true crosstalk noise analysis. In IEEE/ACM International Conference on Computer-Aided Design, pages 132-137, San Jose, CA, November 7-11 1999.

[646]

H. H. Chen and D. D. Ling. Power supply noise analysis methodology for deep-submicron VLSI chip design. In 34th Design Automation Conference, pages 638-643, Anaheim, CA, June 9-13 1997.

[647]

Y.-Y. Chen and J.-J. Liou. Extraction of statistical timing profiles using test data. In ACM/IEEE 44th Design Automation Conference (DAC-07), pages 509-514, San Diego, CA, June 4-8 2007.

[648]

L. H. Chen and M. Marek-Sadowska. Efficient closed-form crosstalk delay metrics. In IEEE International Symposium on Quality Electronic Design (ISQED), pages 431-436, San Jose, CA, March 18-21 2002.

[649]

T. Chen and S. Naffziger. Comparison of adaptive body bias (ABB) and adaptive supply voltage (ASV) for improving delay and leakage under the presence of process variation. IEEE Transactions on Very Large Scale Intergration (VLSI) Systems, 11(5):888-889, October 2003.

[650]

B. Chen and I. Nedelchev. Power compiler: A gate-level power optimization and synthesis system. In IEEE Conference on Computer Design (ICCD), pages 74-79, Austin, TX, October 1997.

[651]

Z. Chen and K. Roy. A power macromodeling technique based on power sensitivity. In IEEE/ACM 35th Design Automation Conference, pages 678-683, San Francisco, CA, June 15-19 1998.

[652]

D-S. Chen and M. Sarrafzadeh. An exact algorithm for low power library specific gate re-sizing. In 33rd Design Automation Conference, pages 783-788, Las Vegas, NV, June 3-7 1996.

[653]

C. Chen and M. Sarrafzadeh. Provably good algorithm for low power consumption with dual supply voltages. In IEEE/ACM International Conference on Computer-Aided Design, pages 76-79, San Jose, CA, November 7-11 1999.

[654]

C-H Chen and C-Y Tsui. Towards the capability of providing power-area-delay trade-off at the register transfer level. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 24-29, Monterey, CA, August 10-12 1998.

[655]

R. Chen and H. Zhou. Clock schedule verification under process variations. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 619-625, San Jose, CA, November 7-11 2004.

[656]

R. Chen and H. Zhou. Timing macro-modeling of IP blocks with crosstalk. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 155-159, San Jose, CA, November 7-11 2004.

[657]

R. Chen and H. Zhou. An efficient data structure for maxplus merge in dynamic programming. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(12):3004-3009, December 2006.

[658]

R. Chen and H. Zhou. Statistical timing verification for transparently latched circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(9):1847-1855, September 2006.

[659]

R. Chen and H. Zhou. Timing budgeting under arbitrary process variations. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 344-349, San Jose, CA, November 5-8 2007.

[660]

R. Chen and H. Zhou. Fast estimation of timing yield bounds for process variations. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16(3):241-248, March 2008.

[661]

T. Chen. Impact of on-chip inductance when transitioning from al to cu based technology. In IEEE International Symposium on Quality Electronic Design (ISQED), pages 173-178, San Jose, CA, March 26-28 2001.

[662]

T. Chen. On the impact of on-chip inductance on signal nets under the influence of power grid noise. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 13(3):339-348, March 2005.

[663]

J. Chen. Carbon nanotubes for potential electronic and optoelectronic applications. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 649-650, San Jose, CA, November 5-9 2006.

[664]

D. I. Cheng, K-T. Cheng, D. C. Wang, and M. Marek-Sadowska. A new hybrid methodology for power estimation. In 33rd Design Automation Conference, pages 439-444, Las Vegas, NV, June 3-7 1996.

[665]

Y-K. Cheng, C-C. Teng, A. Dharchoudhury, E. Rosenbaum, and S-M. Kang. icet: A complete chip-level thermal reliability diagnosis tool for CMOS VLSI chips. In 33rd Design Automation Conference, pages 548-551, Las Vegas, NV, June 3-7 1996.

[666]

D. I. Cheng, K. T. Cheng, D. C. Wang, and M. Marek-Sadowska. A hybrid methodology for switching activities estimation. IEEE Transactions on Computer-Aided Design, 17(4):357-366, April 1998.

[667]

Y.-K. Cheng, P. Raha, C.-C. Teng, E. Rosenbaum, and S.-M. Kang. ILLIADS-T: An electrothermal timing simulator for temperature-sensitive reliability diagnosis of CMOS VLSI chips. IEEE Transactions on Computer-Aided Design, 17(8):668-681, August 1998.

[668]

L. Cheng, L. Deng, D. Chen, and M. D.-F. Wong. A fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction. In ACM/IEEE 43rd Design Automation Conference (DAC-06), pages 117-120, San Francisco, CA, July 24-28 2006.

[669]

L. Cheng, F. Li, P. Wong, and L. He. Device and architecture cooptimization for FPGA power reduction. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 26(7):1211-1221, July 2007.

[670]

L. Cheng, J. Xiong, and L. He. Non-linear statistical static timing analysis for non-gaussian variation sources. In ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU-07), pages 80-85, Austin, Texas, February 26-27 2007.

[671]

L. Cheng, J. Xiong, and L. He. Non-linear statistical static timing analysis for non-gaussian variation sources. In ACM/IEEE 44th Design Automation Conference (DAC-07), pages 250-255, San Diego, CA, June 4-8 2007.

[672]

L. Cheng, J. Xiong, and L. He. Non-gaussian statistical timing anaylsis using second-order polynomial fitting. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 28(1):130-140, January 2009.

[673]

K-T Cheng and V. Agrawal. An entropy measure for the complexity of multi-output boolean functions. In 27th ACM/IEEE Design Automation Conference (DAC90), pages 302-305, Orlando, FL, June 24-28 1990.

[674]

Y-K. Cheng and S-M. Kang. Fast thermal analysis for CMOS VLSIC reliability. In IEEE 1996 Custom Integrated Circuits Conference, pages 479-482, San Diego, CA, May 5-8 1996.

[675]

Y.-K. Cheng and S.-M. Kang. An efficient method for hot-spot identification in ULSI circuits. In IEEE/ACM International Conference on Computer-Aided Design, pages 124-127, San Jose, CA, November 7-11 1999.

[676]

Y.-K. Cheng and S.-M. Kang. A temperature-aware simulation environment for reliable ULSI chip design. IEEE Transactions on Computer-Aided Design, 19(9):1211-1220, September 2000.

[677]

K.-T. Cheng and A. S. Krishnakumar. Automatic generation of functional vectors using the extended finite state machine model. ACM Transactions on Design Automation of Electronic Systems, 1(1):57-79, January 1996.

[678]

W.-C. Cheng and M. Pedram. Power-optimal encoding for DRAM address bus. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 250-252, Italy, July 26-27 2000.

[679]

W.-C. Cheng and M. Pedram. Memory bus encoding for low power: A tutorial. In IEEE International Symposium on Quality Electronic Design (ISQED), pages 199-204, San Jose, CA, March 26-28 2001.

[680]

W.-C. Cheng and M. Pedram. Power-optimal encoding for a DRAM address bus. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 10(2):109-118, April 2002.

[681]

Y. Cheon, P.-H. Ho, A. B. Kahng, S. Reda, and Q. Wang. Power-aware placement. In ACM/IEEE 42nd Design Automation Conference (DAC-05), pages 795-800, Anaheim, CA, June 13-17 2005.

[682]

B. S. Cherkauer and E. G. Friedman. Channel width tapering of serially connected mosfets with emphasis on power dissipation. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2(1):100-114, March 1994.

[683]

J.-H. Chern, J. Huang, L. Arledge, P.-C. Li, and P. Yang. Multilevel metal capacitance models for CAD design synthesis systems. IEEE Electron Device Letters, 13(1):32-34, January 1992.

[684]

G. A. Cherry and S. J. Qin. Multiblock principal component analysis based on a combined index for semiconductor fault detection and diagnosis. IEEE Transactions on Semiconductor Manufacturing, 19(2):159-172, May 2006.

[685]

E. M. Cherry. Loop gain, input impedance and output impedance of feedback amplifiers. IEEE Circuits and Systems Magazine, 8(1):55-71, Q1 2008.

[686]

W.-T. Cheung and N. Wong. Power optimization in a repeater-inserted interconnect via geometric programming. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 226-231, Tegernsee, Germany, October 4-6 2006.

[687]

M. Chew and A. J. Strojwas. Re-evaluation mode timing simulation. In IEEE International Symposium on Circuits and Systems, pages 2395-2398, June 1991.

[688]

J. C. Chi, H. H. Lee, S. H. Tsai, and M. C. Chi. Gate level multiple supply voltage assignment algorithm for power optimization under timing constraint. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 15(6):637-648, June 2007.

[689]

A. C. L. Chiang, I. S. Reed, and A. V. Banes. Path sensitization, partial boolean difference, and automated fault diagnosis. IEEE Transactions on Computers, pages 189-195, February 1972.

[690]

T.-Y. Chiang, K. Banerjee, and K. C. Saraswat. Compact modeling and SPICE-based simulation for electrothermal analysis of multilevel ULSI interconnects. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 165-172, San Jose, CA, November 4-8 2001.

[691]

K-W. Chiang and Z. G. Vranesic. Test generation for MOS complex gate networks. In IEEE 12th International Symposium on Fault Tolerant Computing, pages 149-157, June 1982.

[692]

K-W. Chiang and Z. G. Vranesic. On fault detection in CMOS logic circuits. In IEEE 20th Design Automation Conference, pages 50-56, Miami Beach, FL, June 27-29 1983.

[693]

A. Chinea, P. Triverio, and S. Grivet-Talocia. Campact macromodeling of electrically long interconnects. In IEEE Conference on Electrical Performance of Electronic Packaging (EPEP), pages 199-202, San Jose, CA, October 27-29 2008.

[694]

R.-L.-S. Ching, E.-F.-Y. Young, K.-C.-K. Leung, and C. Chu. Post-placement voltage island generation. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 641-646, San Jose, CA, November 5-9 2006.

[695]

D. G. Chinnery, B. Nikolic, and K. Keutzer. Achieving 550 mhz in an ASIC methodology. In ACM/IEEE 38th Design Automation Conference (DAC-01), pages 420-425, Las Vegas, NV, June 18-22 2001.

[696]

D. G. Chinnery and K. Keutzer. Closing the power gap between ASIC and custom: an ASIC perspective. In ACM/IEEE 42nd Design Automation Conference (DAC-05), pages 275-280, Anaheim, CA, June 13-17 2005.

[697]

D. G. Chinnery and K. Keutzer. Linear programming for sizing, vth and vdd assignment. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 149-154, San Diego, CA, August 8-10 2005.

[698]

M. Chinosi, R. Zafalon, and C. Guardiani. Automatic characterization and modeling of power consumption in static rams. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 112-114, Monterey, CA, August 10-12 1998.

[699]

M. Chinosi, R. Zafalon, and C. Guardiani. Parallel mixed-level power simulation based on spatio-temporal circuit partitioning. In Design Automation Conference, pages 562-567, New Orleans, LA, June 21-25 1999.

[700]

D.-S. Chiou, S.-H. Chen, S.-C. Chang, and C. Yeh. Timing driven power gating. In ACM/IEEE 43rd Design Automation Conference (DAC-06), pages 121-124, San Francisco, CA, July 24-28 2006.

[701]

D.-S. Chiou, D.-C. Juan, Y.-T. Chen, and S.-C. Chang. Fine-grainted sleep transistor sizing algorithm for leakage power minimization. In ACM/IEEE 44th Design Automation Conference (DAC-07), pages 81-86, San Diego, CA, June 4-8 2007.

[702]

E. Chiprout and M. Nakhla. Generalized moment-matching methods for transient analysis of interconnect networks. In 29th ACM/IEEE Design Automation Conference, pages 201-206, Anaheim, CA, June 8-12 1992.

[703]

E. Chiprout. Fast flip-chip power grid analysis via locality and grid shells. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 485-488, San Jose, CA, November 7-11 2004.

[704]

G.-R. Chiu, D. P. Singh, V. Manohararajah, and S. D. Brown. Mapping arbitrary logic functions into synchronous embedded memories for area reduction on fpgas. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 135-142, San Jose, CA, November 5-9 2006.

[705]

S-B. Cho, Y-C. Shin, and I-C. Lim. A test generation algorithm for CMOS circuits. In IEEE International Symposium on Circuits and Systems, pages 1551-1554, Kyoto, Japan, 1985.

[706]

H. Cho, G. D. Hachtel, B. Plessier, and F. Somenzi. Algorithms for approximate FSM traversal. In 30th ACM/IEEE Design Automation Conference, pages 25-30, Dallas, Texas, June 14-18 1993.

[707]

M. Cho, S. Ahmed, and D. Z. Pan. TACO: temperature aware clock-tree optimization. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD-05), pages 582-587, San Jose, CA, November 6-10 2005.

[708]

C. Cho, D. Kim, J. Kim, J.-O. Plouchart, and R. Trzcinski. Statistical framework for technology-model-product co-design and convergence. In ACM/IEEE 44th Design Automation Conference (DAC-07), pages 503-508, San Diego, CA, June 4-8 2007.

[709]

M. Cho, K. Lu, K. Yuan, and D.-Z. Pan. Boxrouter 2.0: architecture and implementation of a hybrid and robust global router. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 503-508, San Jose, CA, November 5-8 2007.

[710]

Y. Cho, Y. Kim, S. Park, and N. Chang. System-level power estimation using an on-chip bus performance monitoring unit. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 149-154, San Jose, CA, November 10-13 2008.

[711]

J. Choi, J. Jeon, and K. Choi. Power minimization of functional units by partially guarded computation. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 131-136, Italy, July 26-27 2000.

[712]

S. H. Choi, F. Dartu, and K. Roy. Timed pattern generation for noise-on-delay calculation. In ACM/IEEE 39th Design Automation Conference (DAC-02), pages 870-873, New Orleans, LA, June 10-14 2002.

[713]

S. H. Choi, B. C. Paul, and K. Roy. Novel sizing algorithm for yield improvement under process variation in nanometer technology. In ACM/IEEE 41st Design Automation Conference (DAC-04), pages 454-459, San Diego, CA, June 7-11 2004.

[714]

K Choi, R. Soma, and M. Pedram. Fine-grained dynamic voltage and frequency scaling for precise energy and performance tradeoff based on the ratio of off-chip access to on-chip computation times. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(1):18-28, January 2005.

[715]

J.-H. Choi, A. Bansal, M. Meterelliyoz, J. Murthy, and K. Roy. Leakage power dependent temperature estimation to predict thermal runaway in finfet circuits. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 583-586, San Jose, CA, November 5-9 2006.

[716]

J.-H. Choi, J. Murthy, and K. Roy. The effect of process variation on device temperature in finfet circuits. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 747-751, San Jose, CA, November 5-8 2007.

[717]

K.-W. Choi and A. Chatterjee. Ha2tsd: Hierarchical time slack distribution for ultra-low power CMOS VLSI. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 207-212, Monterey, California, August 12-14 2002.

[718]

K.-W. Choi and A. Chatterjee. UDSM (ultra-deep sub-micron)-aware post-layout power optimization for ultra low-power CMOS VLSI. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 72-77, Seoul, Korea, August 25-27 2003.

[719]

M. Choi and L. Milor. Impact on circuit performance of deterministic within-die variation in nanoscale semiconductor manufacturing. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(7):1350-1367, July 2006.

[720]

Y. Choi and E. E. Swartzlander. Speculative carry generation with prefix adder. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16(3):321-326, March 2008.

[721]

A. Chojnacki and L. Jozwiak. High-quality FPGA designs through functional decomposition with sub-function input support selection based on information relationship measures. In IEEE International Symposium on Quality Electronic Design (ISQED), pages 409-414, San Jose, CA, March 26-28 2001.

[722]

K. Chopra, S. Shah, A. Srivastava, D. Blaauw, and D. Sylvester. Parametric yield maximization using gate sizing based on efficient statistical power and delay gradient computation. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD-05), pages 1023-1028, San Jose, CA, November 6-10 2005.

[723]

K. Chopra, B. Zhai, D. Blaauw, and D. Sylvester. A new statistical max operation for propagating skewness in statistical timing analysis. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 237-243, San Jose, CA, November 5-9 2006.

[724]

K. Chopra, N. Shenoy, and D. Blaauw. Variogram based robust extraction of process variation. In ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU-07), pages 112-117, Austin, Texas, February 26-27 2007.

[725]

K. Chopra, C. Zhuo, D. Blaauw, and D. Sylvester. A statistical approach for full-chip gate-oxide reliability analysis. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 698-705, San Jose, CA, November 10-13 2008.

[726]

K. Chopra and S. B. K. Vrudhula. Implicit pseudo boolean enumeration algorithms for input vector control. In ACM/IEEE 41st Design Automation Conference (DAC-04), pages 767-772, San Diego, CA, June 7-11 2004.

[727]

K. Chopra and S. Vrudhula. Efficient symbolic algorithms for computing the minimum and bounded leakage states. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(12):2820-2832, December 2006.

[728]

T-L. Chou, K. Roy, and S. Prasad. Estimation of circuit activity considering signal correlations and simultaneous switching. In IEEE/ACM International Conference on Computer-Aided Design, pages 300-303, San Jose, CA, November 6-10 1994.

[729]

P. H. Chou, C. Park, J. Park, K. Pham, and J. Liu. B#: a battery emulator and power profiling instrument. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 288-293, Seoul, Korea, August 25-27 2003.

[730]

T-L. Chou and K. Roy. Statistical estimation of sequential circuit activity. In IEEE/ACM International Conference on Computer-Aided Design, pages 34-37, San Jose, CA, November 5-9 1995.

[731]

T-L. Chou and K. Roy. Accurate power estimation of CMOS sequential circuits. IEEE Transactions on Very Large Integration (VLSI) Systems, 4(3):369-380, September 1996.

[732]

T.-L. Chou and K. Roy. Estimation of activity for static and domino CMOS circuits considering signal correlations and simultaneous switching. IEEE Transactions on Computer-Aided Design, 15(10):1257-1265, October 1996.

[733]

M. R. Choudhury, Q. Zhou, and K. Mohanram. Design optimization for single-event upset robustness using simultaneous dual-vdd and sizing techniques. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 204-209, San Jose, CA, November 5-9 2006.

[734]

M. Choudhury, Y. Yoon, J. Guo, and K. Mohanram. Technology exploration for graphene nanoribbon fets. In ACM/IEEE 45th Design Automation Conference (DAC-08), pages 272-277, Anaheim, CA, June 8-13 2008.

[735]

M. R. Choudhury and K. Mohanram. Reliability analysis of logic circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 28(3):392-405, March 2009.

[736]

P. Chow, S. O. Seo, J. Rose, K. Chung, G. Paez-Monzon, and I. Rahardja. The design of an SRAM-based field-programmable gate array - part I: Architecture. IEEE Transactions on Very Large Scale Integration Systems (VLSI), 7(2):191-197, June 1999.

[737]

P. Chow, S. O. Seo, J. Rose, K. Chung, G. Paez-Monzon, and I. Rahardja. The design of an SRAM-based field-programmable gate array - part II: Circuit design and layout. IEEE Transactions on Very Large Scale Integration Systems (VLSI), 7(3):321-330, September 1999.

[738]

Chee K. Chow. Projection of circuit performance distributions by multivariate statistics. IEEE Transactions on Semiconductor Manufacturing, 2(2):60-65, May 1989.

[739]

A. Chowdhary, K. Rajagopal, S. Venkatesan, T. Cao, V. Tiourin, Y. Parasuram, and B. Halpin. How accurately can we model timing in a placement engine? In ACM/IEEE 42nd Design Automation Conference (DAC-05), pages 801-806, Anaheim, CA, June 13-17 2005.

[740]

S. Chowdhury and J. S. Barkatullah. Current estimation in MOS IC logic circuits. In IEEE International Conference on Computer-Aided Design, pages ??--??, Santa Clara, CA, November 7-10 1988.

[741]

S. Chowdhury and J. S. Barkatullah. Current estimation in MOS IC logic circuits. In IEEE International Conference on Computer-Aided Design, pages 212-215, Santa Clara, CA, Nov. 7-10 1988.

[742]

S. Chowdhury and J. S. Barkatullah. Estimation of maximum currents in MOS IC logic circuits. IEEE Transactions on Computer-Aided Design, 9(6):642-654, June 1990.

[743]

S. Chowdhury and M. A. Breuer. The construction of minimal area power and ground nets for VLSI circuits. In IEEE 22nd Design Automation Conference, pages 794-797, 1985.

[744]

S. U. Chowdhury and M. A. Breuer. Minimal area design of power/ground nets having graph topologies. IEEE Transactions on Circuits and Systems, CAS-34(12):1441-1451, December 1987.

[745]

S. Chowdhury. An automated design of minimum-area IC power/ground nets. In 24th ACM/IEEE Design Automation Conference, pages 223-229, 1987.

[746]

S. U. Chowdhury. Optimum design of reliable IC power networks having general graph topologies. In 26th ACM/IEEE Design Automation Conference, pages 787-790, June 25-29 1989.

[747]

W. A. Chren, Jr. Low delay-power product CMOS design using one-hot residue coding. In ACM/IEEE International Symposium on Low Power Design, pages 145-150, Dana Point, CA, April 23-26 1995.

[748]

P. Christie and D. Stroobandt. The interpretation and application of rent's rule. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 8(6):639-648, December 2000.

[749]

P. Christie. Rent exponent prediction methods. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 8(6):679-688, December 2000.

[750]

C. Chu, E. F. Y. Young, D. K. Y. Tong, and S. Dechu. Retiming with interconnect and gate delay. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 221-226, San Jose, CA, November 9-13 2003.

[751]

C.-T. Chu, X. Zhang, L. He, and T.-T. Jing. Temperature aware microprocessor floorplanning considering application dependent power load. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 586-589, San Jose, CA, November 5-8 2007.

[752]

C-Y Chu and M. A. Horowitz. Charge sharing models for MOS circuits. In IEEE International Conference on Computer-Aided Design, pages 274-277, Santa Clara, CA, Nov. 11-13 1986.

[753]

C-Y. Chu and M. A. Horowitz. Charge-sharing models for switch-level simulation. IEEE Transactions on Computer-Aided Design, CAD-6(6):1053-1061, November 1987.

[754]

C. C. N. Chu and D. F. Wong. An efficient and optimal algorithm for simultaneous buffer and wire sizing. IEEE Transactions on Computer-Aided Design, 18(9):1297-1304, September 1999.

[755]

C. C. N. Chu and M. D. F. Wong. Greedy wire-sizing is linear time. IEEE Transactions on Computer-Aided Design, 18(4):398-405, April 1999.

[756]

C. Chu. FLUTE: fast lookup table based wirelength estimation technique. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 696-701, San Jose, CA, November 7-11 2004.

[757]

L. O. Chua and A-C. Deng. Canonical piecewise-linear modeling. IEEE Transactions on Circuits and Systems, CAS-33(5):511-525, May 1986.

[758]

L. O. Chua. Global optimization : a naive approach. IEEE Transactions on Circuits and Systems, 37(7):966-969, July 1990.

[759]

C. T. Chuang and R. Puri. SOI digital CMOS VLSI - a design perspective. In Design Automation Conference, pages 709-714, New Orleans, LA, June 21-25 1999.

[760]

E.-Y. Chung, L. Benini, and G. De Micheli. Dynamic power management using adaptive learning tree. In IEEE/ACM International Conference on Computer-Aided Design, pages 274-279, San Jose, CA, November 7-11 1999.

[761]

E-Y. Chung, L. Benini, and G. De Micheli. Automatic source code specialization for energy reduction. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 80-83, Huntington Beach, California, August 6-7 2001.

[762]

K-S Chung and C. L. Liu. Local transformation techniques for multi-level logic circuits utilizing circuit symmetries for power reduction. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 215-220, Monterey, CA, August 10-12 1998.

[763]

J. Ciric and C. Sechen. Efficient canonical form for boolean marching of complex functions in large libraries. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 610-617, San Jose, CA, November 4-8 2001.

[764]

J. Ciric and C. Seehen. Efficient canonical form for boolean matching of complex functions in large libraries. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(5):535-544, May 2003.

[765]

M. A. Cirit. Estimating dynamic power consumption of CMOS circuits. In IEEE International Conference on Computer-Aided Design, pages 534-537, Nov. 9-12 1987.

[766]

M. A. Cirit. RC trees revisited. In IEEE 1988 Custom Integrated Circuits Conference, pages 6.7.1-6.7.4, Rochester, NY, May 16-19 1988.

[767]

M. A. Cirit. Switch level random pattern testability analysis. In 25th ACM/IEEE Design Automation Conference, pages 587-590, Anaheim, CA, June 12-15 1988.

[768]

M. A. Cirit. Characterizing a VLSI standard cell library. In IEEE Custom Integrated Circuits Conference (CICC), pages 25.7.1-25.7.4, 1991.

[769]

J. Clabes, J. Friedrich, M. Sweet, J. DiLullo, S. Chu, D. Plass, J. Dawson, P. Muench, L. Powell, M. Floyd, B. Sinharoy, M. Lee, M. Goulet, J. Wagoner, N. Schwartz, S. Runyon, G. Gorman, P. Restle, R. Kalla, J. McGill, and S. Dodson. Design and implementation of the power5 microprocessor. In International Conference on Integrated Circuit Design and Technology (ICICDT), pages 143-145, Austin, TX, May 17-20 2004.

[770]

J. Clabes, J. Friedrich, M. Sweet, J. DiLullo, S. Chu, D. Plass, J. Dawson, P. Muench, L. Powell, M. Floyd, B. Sinharoy, M. Lee, M. Goulet, J. Wagoner, N. Schwartz, S. Runyon, G. Gorman, P. Restle, R. Kalla, J. McGill, and S. Dodson. Design and implementation of the power5 microprocessor. In ACM/IEEE 41st Design Automation Conference (DAC-04), pages 670-672, San Diego, CA, June 7-11 2004.

[771]

L. T. Clark, B. Choi, and M. Wilkerson. Reducing translation lookaside buffer active power. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 10-13, Seoul, Korea, August 25-27 2003.

[772]

L. T. Clark, M. Morrow, and W. Brown. Reverse-body bias and supply collapse for low effective standby power. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(9):947-956, September 2004.

[773]

L. T. Clark, R. Patel, and T. S. Beatty. Managing standby and active model leakage power in deep sub-micron design. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 274-279, Newport Beach, CA, August 9-11 2004.

[774]

E. M. Clarke, K. L. McMillan, X. Zhao, M. Fujita, and J. Yang. Spectral transforms for large boolean functions with applications to technology mapping. In 30th ACM/IEEE Design Automation Conference, pages 54-60, Dallas, Texas, June 14-18 1993.

[775]

J. J. Clement, S. P. Riege, R. Cvijetic, and C. V. Thompson. Methodology for electromigration critical threshold design rule evaluation. IEEE Transactions on Computer-Aided Design, 18(5):576-581, May 1999.

[776]

B. Cline, K. Chopra, D. Blaauw, and Y. Cao. Analysis and modeling of CD variation for statistical static timing. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 60-66, San Jose, CA, November 5-9 2006.

[777]

B. T. Cline, V. Joshi, D. Sylvester, and D. Blaauw. STEEL: a technique for stress-enhanced standard cell library design. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 691-697, San Jose, CA, November 10-13 2008.

[778]

J. Coburn, S. Ravi, and A. Raghunathan. Power emulation: a new paradigm for power estimation. In ACM/IEEE 42nd Design Automation Conference (DAC-05), pages 700-705, Anaheim, CA, June 13-17 2005.

[779]

P. Cocchini, M. Pedram, G. Piccinini, and M. Zamboni. Fanout optimization under a submicron transistor-level delay model. In IEEE/ACM International Conference on Computer-Aided Design, pages 551-556, San Jose, CA, November 8-12 1998.

[780]

P. Cocchini and M. Pedram. Fanout optimization using bipolar LT-trees. IEEE Transactions on Computer-Aided Design, 19(3):339-349, March 2000.

[781]

C. P. Coelho, J. R. Phillips, and L. Miguel Silveira. A convex programming approach to positive real rational approximation. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 245-251, San Jose, CA, November 4-8 2001.

[782]

C. P. Coelho, J. Philips, and L. M. Silveira. A convex programming approach for generating guaranteed passive approximations to tabulated frequency-data. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(2):293-301, February 2004.

[783]

J. Cong, C-K. Koh, and K-S. Leung. Simultaneous buffer and wire sizing for performance and power optimization. In International Symposium on Low Power Electronics and Design, pages 271-276, Monterey, CA, August 12-14 1996.

[784]

J. Cong, Z. Pan, L. He, C-K Koh, and K-Y Khoo. Interconnect design for deep submicron ics. In IEEE/ACM International Conference on Computer-Aided Design, pages 478-485, San Jose, CA, November 9-13 1997.

[785]

J. Cong, T. Kong, J. R. Shinnerl, M. Xie, and X. Yuan. Large-scale circuit placement: gap and promise. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 883-890, San Jose, CA, November 9-13 2003.

[786]

J. Cong, M. Romesis, and J. R. Shinnerl. Fast floorplanning by look-ahead enabled recursive bipartitioning. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(9):1719-1732, September 2006.

[787]

J. Cong and L. He. Theory and algorithm of local-refinement-based optimization with application to device and interconnect sizing. IEEE Transactions on Computer-Aided Design, 18(4):406-420, April 1999.

[788]

J. Cong and M. Sarrafzadeh. Incremental physical design. In International Symposium on Physical Design, pages 84-92, San Diego, CA, April 9-12 2000.

[789]

A. R. Conn, P. K. Coulman, R. A. Haring, G. L. Morrill, and C. Viswewariah. Optimization of custom MOS circuits by transistor sizing. In IEEE/ACM International Conference on Computer-Aided Design, pages 174-180, San Jose, CA, November 10-14 1996.

[790]

A. R. Conn, P. K. Coulman, R. A. Haring, G. L. Morrill, C. Visweswariah, and C. W. Wu. Jiffytune: circuit optimization using time-domain sensitivities. IEEE Transactions on Computer-Aided Design, 17(12):1291-1309, December 1998.

[791]

A. R. Conn, R. A. Haring, and C. Visweswariah. Noise considerations in circuit optimization. In IEEE/ACM International Conference on Computer-Aided Design, pages 220-227, San Jose, CA, November 8-12 1998.

[792]

A. R. Conn, I. M. Elfadel, W. W. Molzen, P. R. O'Brien, P. N. Strenski, C. Visweswariah, and C. B. Whan. Gradient-based optimization of custom circuits using a static-timing formulation. In Design Automation Conference, pages 452-459, New Orleans, LA, June 21-25 1999.

[793]

G. A. Constantinides, P. Y. K. Cheung, and W. Luk. Wordlength optimization for linear digital signal processing. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(10):1432-1449, October 2003.

[794]

T. M. Conte, K. N. Menezes, S. W. Sathaye, and M. C. Toburen. System-level power consumption modeling and tradeoff analysis techniques for superscalar processor design. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 8(2):129-137, April 2000.

[795]

M. Conti, P. Crippa, S. Orcioni, and C. Turchetti. Layout-based statistical modeling for the prediction of the matching properties of MOS transistors. IEEE Transactions on Circuits and Systems, Part I: Fundamental Theory and Applications, 49(5):680-685, May 2002.

[796]

R. W. Cook and M. J. Flynn. Logical network cost and entropy. IEEE Transactions on Computers, C-22(9):823-826, September 1973.

[797]

S. A. Cook. The complexity of theorem-proving procedures. In The 3rd Annual ACM Symposium on Theory of Computing, pages 151-158, Shaker Heights, OH, May 3-5 1971.

[798]

M. Cooke, H. Mahmoodi-Meimand, and K. Roy. Energy recovery clocking scheme and flip-flops for ultra low-energy applications. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 54-59, Seoul, Korea, August 25-27 2003.

[799]

V. H. Cordero and S. P. Khatri. Clock distribution scheme using coplanar transmission lines. In ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU-08), pages 56-61, Monterey, CA, February 25-26 2008.

[800]

R. Cordone, F. Ferrandi, D. Sciuto, and R. W. Calvo. An efficient heuristic approach to solve the unate covering problem. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(12):1377-1388, December 2001.

[801]

J. Cortadella, M. Kishinevsky, L. Lavagno, and A. Yakovlev. Synthesizing petri nets from state-based models. In IEEE/ACM International Conference on Computer-Aided Design, pages 164-171, San Jose, CA, November 5-9 1995.

[802]

J. Cortadella and M. Kishinevsky. Synchronous elastic circuits with early evaluation and token counterflow. In ACM/IEEE 44th Design Automation Conference (DAC-07), pages 416-419, San Diego, CA, June 4-8 2007.

[803]

J. C. Costa, J. C. Monteiro, and S. Devadas. Switching activity estimation using limited depth reconvergent path analysis. In 1997 International Symposium on Low Power Electronics and Design, pages 184-189, Monterey, CA, August 18-20 1997.

[804]

O. Coudert, R. Haddad, and K. Keutzer. What is the state of the art in commercial EDA tools for low power? In International Symposium on Low Power Electronics and Design, pages 181-187, Monterey, CA, August 12-14 1996.

[805]

O. Coudert and R. Haddad. Integrated resynthesis for low power. In International Symposium on Low Power Electronics and Design, pages 169-174, Monterey, CA, August 12-14 1996.

[806]

O. Coudert and J. C. Madre. Implicit and incremental computation of primes and essential primes of boolean functions. In 29th ACM/IEEE Design Automation Conference, pages 36-39, Anaheim, CA, June 8-12 1992.

[807]

O. Coudert and J. C. Madre. New ideas for solving covering problems. In 32nd Design Automation Conference, pages 641-646, San Francisco, CA, June 12-16 1995.

[808]

O. Coudert. Gate sizing for constrained delay/power/area optimization. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 5(4):465-472, December 1997.

[809]

O. Coudert. Timing and design closure in physical design flows. In IEEE International Symposium on Quality Electronic Design (ISQED), pages 511-516, San Jose, CA, March 18-21 2002.

[810]

S. L. Coumeri and D. E. Thomas. Memory modeling for system synthesis. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 179-184, Monterey, CA, August 10-12 1998.

[811]

S. L. Coumeri and D. E. Thomas, Jr. Memory modeling for system synthesis. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 8(3):327-334, June 2000.

[812]

P. F. Cox, R. G. Burch, P. Yang, and D. E. Hocevar. New implicit integration method for efficient latency exploitation in circuit simulation. IEEE Transactions on Computer-Aided Design, 8(10):1051-1064, October 1989.

[813]

Y. L. Le Coz, D. Krishna, D. M. Petranovic, W. M. Loh, and P. Bendix. A sum-over-paths impulse-response moment extraction algorithm for IC-interconnect networks: verification, coupled RC lines. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 665-670, San Jose, CA, November 9-13 2003.

[814]

J. F. Croix and D. F. Wong. A fast and accurate technique to optimize characterization tables for logic synthesis. In 34th Design Automation Conference, pages 337-340, Anaheim, CA, June 9-13 1997.

[815]

J. F. Croix and D. F. Wong. Blade and razor: cell and interconnect delay analysis using current-based models. In ACM/IEEE 40th Design Automation Conference (DAC-03), pages 386-389, Anaheim, CA, June 2-6 2003.

[816]

T. S. Czajkowski and S. D. Brown. Using negative edge triggered ffs to reduce glitching oower in FPGA circuits. In ACM/IEEE 44th Design Automation Conference (DAC-07), pages 324-329, San Diego, CA, June 4-8 2007.

[817]

T. S. Czajkowski and S. D. Brown. Functionally linear decomposition and synthesis of logic circuits for fpgas. In ACM/IEEE 45th Design Automation Conference (DAC-08), pages 18-23, Anaheim, CA, June 8-13 2008.

[818]

J. L. da Silva, Jr., F. Catthoor, D. Verkest, and H. De Man. Power exploration for dynamic data types through virtual memory management refinement. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 311-316, Monterey, CA, August 10-12 1998.

[819]

F. Dabiri, A. Nahapetian, T. Massey, M. Potkonjak, and M. Sarrafzadeh. General methodology for soft-error-aware power optimization using gate sizing. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27(10):1788-1797, October 2008.

[820]

H. F. Dadgour, R. V. Joshi, and K. Banerjee. A novel variation-aware low-power keeper architecture for wide fan-in dynamic gates. In ACM/IEEE 43rd Design Automation Conference (DAC-06), pages 977-982, San Francisco, CA, July 24-28 2006.

[821]

H. Dadgour, V. De, and K. Banerjee. Statistical modeling of metal-gate work-function variability in emerging device technologies and implications for circuit design. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 270-277, San Jose, CA, November 10-13 2008.

[822]

H. F. Dadgour and K. Banerjee. Design and analysis of hybrid NEMS-CMOS circuits for ultra low-power applications. In ACM/IEEE 44th Design Automation Conference (DAC-07), pages 306-311, San Diego, CA, June 4-8 2007.

[823]

W. Daems, G. Gielen, and W. Sansen. Simulation-based automatic generation of signomial and posynomial performance models for analog integrated circuit sizing. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 70-74, San Jose, CA, November 4-8 2001.

[824]

A. J. Daga, L. Mize, S. Sripada, C. Wolff, and Q. Wu. Automated timing model generation. In ACM/IEEE 39th Design Automation Conference (DAC-02), pages 146-151, New Orleans, LA, June 10-14 2002.

[825]

M. Dagenais. Efficient algorithmic decomposition of transistor groups into series, parallel, and bridge combinations. IEEE Transactions on Circuits and Systems, 38(6):569-581, June 1991.

[826]

W. W-M Dai. Chip parasitic extraction and signal integrity verification. In 34th Design Automation Conference, pages 717-719, Anaheim, CA, June 9-13 1997.

[827]

J. Dambre, D. Stroobandt, and J. Van Campenhout. Toward the accurate prediction of placement wire length distributions in VLSI circuits. IEEE Transactions on Very Large Scale Intergration (VLSI) Systems, 12(4):339-348, April 2004.

[828]

M. Damiani and G. De Micheli. Don't care set specifications in combinational and sequential logic circuits. IEEE Transactions on Computer-Aided Design, 12(3):365-388, March 1993.

[829]

R. I. Damper and N. Burgess. MOS test pattern generation using path algebras. IEEE Transactions on Computers, C-36(9):1123-1128, September 1987.

[830]

A. P. Dancy, R. Amirtharajah, and A. P. Chandrakasan. High-efficiency multiple output DC-DC conversion for low-voltage systems. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 8(3):252-263, June 2000.

[831]

L. Daniel, A. L. Sangiovanni-Vincentelli, and J. White. Techniques for including dielectrics when extracting passive low-order models of high speed interconnects. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 240-244, San Jose, CA, November 4-8 2001.

[832]

L. Daniel, O.-C. Siong, L.-S. Chay, K.-H. Lee, and J. White. A multiparameter moment-matching model-reduction approach for generating geometrically parameterized interconnect performance models. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(5):678-693, May 2004.

[833]

L. Daniel and J. Phillips. Model order reduction for strictly passive and causal distributed systems. In ACM/IEEE 39th Design Automation Conference (DAC-02), pages 46-51, New Orleans, LA, June 10-14 2002.

[834]

H. Q. Dao, K. Nowka, and V. G. Oklobdzija. Analysis of clocked timing elements for dynamic voltage scaling effects over process parameter variation. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 56-59, Huntington Beach, California, August 6-7 2001.

[835]

H.-Q. Dao, B. R. Zeydel, and V. G. Oklobdzija. Energy optimization of pipelined digital systems using circuit sizing and supply scaling. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14(2):122-134, February 2006.

[836]

J. Darringer, E. Davidson, D. Hathaway, B. Koenemann, M. Lavin, J. K. Morrell, K. Rahmat, W. Roesner, E. Schanzenbach, G. Tellez, and L. Trevillyan. EDA in IBM: Past, present, and future. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 19(12):1476-1497, December 2000.

[837]

J. A. Darringer. Multi-core design automation challenges. In ACM/IEEE 44th Design Automation Conference (DAC-07), pages 760-764, San Diego, CA, June 4-8 2007.

[838]

F. Dartu, N. Menezes, and L. T. Pileggi. Performance computation for precharacterized CMOS gates with RC loads. IEEE Transactions on Computer-Aided Design, 15(5):544-553, May 1996.

[839]

F. Dartu and L. T. Pileggi. Calculating worst-case gate delays due to dominant capacitance coupling. In 34th Design Automation Conference, pages 46-51, Anaheim, CA, June 9-13 1997.

[840]

F. Dartu and L. T. Pileggi. TETA: Transistor-level engine for timing analysis. In IEEE/ACM 35th Design Automation Conference, pages 595-598, San Francisco, CA, June 15-19 1998.

[841]

K. K. Das, R. V. Joshi, C.-T. Chuang, P. W. Cook, and R. B. Brown. New optimal design strategies and analysis of ultra-low leakage circuits for nano-scale SOI technology. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 168-171, Seoul, Korea, August 25-27 2003.

[842]

S. Das, A. P. Chandrakasan, and R. Reif. Calibration of rent's rule models for three-dimensional integrated circuits. IEEE Transactions on Very Large Scale Intergration (VLSI) Systems, 12(4):359-366, April 2004.

[843]

A. Dasgupta and R. Karri. Electromigration reliability enhancement via bus activity distributions. In 33rd Design Automation Conference, pages 353-356, Las Vegas, NV, June 3-7 1996.

[844]

A. Dasgupta and R. Karri. High-reliability, low-energy microarchitecture synthesis. IEEE Transactions on Computer-Aided Design, 17(12):1273-1280, December 1998.

[845]

A. Datta, S. Bhunia, S. Mukhopadhyay, and K. Roy. Delay modeling and statistical design of pipelined circuit under process variation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(11):2427-2436, November 2006.

[846]

A. Datta, S. Bhunia, J.-H. Choi, S. Mukhopadhyay, and K. Roy. Profit aware circuit design under process variations considering speed binning. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16(7):806-815, July 2008.

[847]

A. Davare, K. Lwin, A. Kondratyev, and A. Sangiovanni-Vincentelli. The best of both worlds: the efficient asynchronous implementation of synchronous specifications. In ACM/IEEE 41st Design Automation Conference (DAC-04), pages 588-591, San Diego, CA, June 7-11 2004.

[848]

R. David and K. Wagner. Analysis of detection probability and some applications. IEEE Transactions on Computers, 39(10):1284-1291, October 1990.

[849]

M. Davio, A. Thayse, and G. Bioul. Symbolic computation of fourier transforms of boolean functions. Philips Research Reports, 27:386-403, August 1972.

[850]

J. A. Davis, V. K. De, and J. D. Meindl. A stochastic wire length distribution for gigascale integration (GSI). In IEEE 1997 Custom Integrated Circuits Conference, pages 145-150, Santa Clara, CA, May 5-8 1997.

[851]

E. J. Davison. A method for simplifying linear dynamic systems. IEEE Transactions on Automatic Control, AC-11(1):93-101, January 1966.

[852]

A. Davoodi, V. Khandelwal, and A. Srivastava. Empirical models for net-length probability distribution and applications. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(10):1066-1075, October 2004.

[853]

A. Davoodi, V. Khandelwal, and A. Srivastaya. Variability inspired implementation selection problem. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 423-427, San Jose, CA, November 7-11 2004.

[854]

A. Davoodi, V. Khandelval, and A. Srivastava. Probabilistic evaluation solutions in variability-driven optimization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(12):3010-3016, December 2006.

[855]

A. Davoodi and A. Srivastava. Voltage scheduling under unpredictabilities: a risk management paradigm. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 302-305, Seoul, Korea, August 25-27 2003.

[856]

A. Davoodi and A. Srivastava. Probabilistic dual-vth leakage optimization under variability. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 143-148, San Diego, CA, August 8-10 2005.

[857]

A. Davoodi and A. Srivastava. Variability driven gate sizing for binning yield optimization. In ACM/IEEE 43rd Design Automation Conference (DAC-06), pages 959-964, San Francisco, CA, July 24-28 2006.

[858]

A. Davoodi and A. Srivastava. Variability driven gate sizing for binning yield optimization. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16(6):683-692, June 2008.

[859]

S. K. De and N. R. Aluru. Physical and reduced-order dynamic analysis of MEMS. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 270-273, San Jose, CA, November 9-13 2003.

[860]

V. De and S. Borkar. Technology and design challenges for low power and high performance. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 163-168, San Diego, CA, August 16-17 1999.

[861]

E. de Angel and E. E. Swartzlander, Jr. Survey of low power techniques for roms. In 1997 International Symposium on Low Power Electronics and Design, pages 7-11, Monterey, CA, August 18-20 1997.

[862]

D. K. de Vries. Methods to quantify the detection probability of killing defects. IEEE Transactions on Semiconductor Manufacturing, 18(3):406-411, August 2005.

[863]

D. Debnath and Z. G. Vranesic. A fast algorithm for OR-AND-OR synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(9):1166-1176, September 2003.

[864]

V. Degalahal, R. Ramanarayanan, N. Vijaykrishnan, Y. Xie, and M. J. Irwin. The effect of threshold voltages on the soft error rate. In IEEE International Symposium on Quality Electronic Design (ISQED), pages 503-510, San Jose, CA, March 22-24 2004.

[865]

V. Degalahal, L. Li, V. Narayanan, M. Kandemir, and M. J. Irwin. Soft errors issues in low-power caches. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 13(10):1157-1166, October 2005.

[866]

A. DeHon and K. L. Likharev. Hybrid CMOS/nanoelectronic digital circuits: devices, archiectures, and design automation. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD-05), pages 375-382, San Jose, CA, November 6-10 2005.

[867]

D. L. Deleganes, M. Barany, G. Geannopoulos, K. Kreitzer, A. P. Singh, and S. Wijeratne. Low voltage swing logic circuits for a pentiumr 4 processor integer core. In ACM/IEEE 41st Design Automation Conference (DAC-04), pages 678-680, San Diego, CA, June 7-11 2004.

[868]

A. Demir, A. Mehrotra, and J. Roychowdhury. Phase noise in oscillators: a unifying theory and numerical methods for characterization. IEEE Transactions on Circuits and Systems, Part I: Fundamental Theory and Applications, 47(5):655-675, May 2000.

[869]

S. Demko, W. F. Moss, and P. W. Smith. Decay rates for inverses of band matrices. Mathematics of computation, 43(168):491-499, October 1984.

[870]

A-C. Deng, Y-C. Shiau, and K-H. Loh. Time domain current waveform simulation of CMOS circuits. In IEEE International Conference on Computer-Aided Design, pages 208-211, Santa Clara, CA, Nov. 7-10 1988.

[871]

Y. Deng and W. P. Maly. 2.5-dimensional VLSI system integration. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 13(6):668-677, June 2005.

[872]

A-C. Deng and Y-C. Shiau. Generic linear RC delay modeling for digital CMOS circuits. IEEE Transactions on Computer-Aided Design, 9(4):367-376, April 1990.

[873]

B. Dennington. Low power design from technology challenge to great products. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 213-213, Tegernsee, Germany, October 4-6 2006.

[874]

V. V. Deodhar and J. A. Davis. Optimization of throughput performance for low-power VLSI interconnects. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 13(3):308-318, March 2005.

[875]

H. S. Deogun, R. R. Rao, D. Sylvester, and D. Blaauw. Leakage- and crosstalk-aware bus encoding for total power reduction. In ACM/IEEE 41st Design Automation Conference (DAC-04), pages 779-782, San Diego, CA, June 7-11 2004.

[876]

H. S. Deogun, R. Senger, D. Sylvester, R. Brown, and K. Nowka. A dual-vdd boosted pulsed bus technique for low power and low leakage operation. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 73-78, Tegernsee, Germany, October 4-6 2006.

[877]

U. Desai, S. Tam, R. Kim, J. Zhang, and S. Rusu. Itanium processor clock design. In International Symposium on Physical Design, pages 94-98, San Diego, CA, April 9-12 2000.

[878]

D. Deschacht. DSM interconnects: importance of inductance effects and corresponding range of length. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14(7):777-779, July 2006.

[879]

A. Deutsch, P. W. Coteus, G. V. Kopcsay, H. H. Smith, C. W. Surovic, B. L. Krauter, D. C. Edelstein, and P. J. Restle. On-chip wiring design challenges for gigahertz operation. In ACM/IEEE 38th Design Automation Conference (DAC-01), pages 529-555, Las Vegas, NV, June 18-22 2001.

[880]

S. Devadas, K. Keutzer, and J. White. Estimation of power dissipation in CMOS combinational circuits. In IEEE Custom Integrated Circuits Conference, pages 19.7.1-19.7.6, 1990.

[881]

S. Devadas, K. Keutzer, S. Malik, and A. Wang. Certified timing verification and the transition delay of a logic circuit. In 29th ACM/IEEE Design Automation Conference, pages 549-555, Anaheim, CA, June 8-12 1992.

[882]

S. Devadas, K. Keutzer, and J. White. Estimation of power dissipation in CMOS combinational circuits using boolean function manipulation. IEEE Transactions on Computer-Aided Design, 11(3):373-383, March 1992.

[883]

S. Devadas, K. Keutzer, and S. Malik. Computation of floating mode delay in combinational circuits: theory and algorithms. IEEE Transactions on Computer-Aided Design, 12(12):1913-1923, December 1993.

[884]

S. Devadas, K. Keutzer, S. Malik, and A. Wang. Computation of floating mode delay in combinational circuits: practice and implementation. IEEE Transactions on Computer-Aided Design, 12(12):1924-1936, December 1993.

[885]

S. Devadas, K. Keutzer, S. Malik, and A. Wang. Certified timing verification and the transition delay of a logic circuit. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2(3):333-342, September 1994.

[886]

S. Devadas and S. Malik. A survey of optimization techniques targeting low power VLSI circuits. In 32nd Design Automation Conference, pages 242-247, San Francisco, CA, June 12-16 1995.

[887]

S. Devadas. Comparing two-level and ordered binary decision diagram representations of logic functions. IEEE Transactions on Computer-Aided Design, 12(5):722-723, May 1993.

[888]

A. Devgan, H. Ji, and W. Dai. How to efficiently capture on-chip inductance effects: introducing a new circuit element K. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 150-155, San Jose, CA, November 5-9 2000.

[889]

A. Devgan and C. Kashyap. Block-based static timing analysis with uncertainty. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 607-614, San Jose, CA, November 9-13 2003.

[890]

A. Devgan and P. R. O'Brien. Realizable reduction for RC interconnect circuits. In IEEE/ACM International Conference on Computer-Aided Design, pages 204-207, San Jose, CA, November 7-11 1999.

[891]

A. Devgan and R. A. Rohrer. Event driven adaptively controlled explicit simulation of integrated circuits. In IEEE/ACM International Conference on Computer-Aided Design, pages 136-140, Santa Clara, CA, November 7-11 1993.

[892]

A. Devgan. Efficient and accurate transient simulation in charge-voltage plane. In IEEE/ACM International Conference on Computer-Aided Design, pages 110-114, San Jose, CA, November 5-9 1995.

[893]

A. Devgan. Efficient coupled noise estimation for on-chip interconnects. In IEEE/ACM International Conference on Computer-Aided Design, pages 147-151, San Jose, CA, November 9-13 1997.

[894]

S. Dey, F. Brglez, and G. Kedem. Corolla based circuit partitioning and resynthesis. In 27th ACM/IEEE Design Automation Conference (DAC90), pages 607-612, Orlando, FL, June 24-28 1990.

[895]

S. Dey, A. Raghunathan, N. K. Jha, and K. Wakabayashi. Controller-based power management for control-flow intensive designs. IEEE Transactions on Computer-Aided Design, 18(10):1496-1508, October 1999.

[896]

T. Dhaene and D. De Zutter. Selection of lumped element models for coupled lossy transmission lines. IEEE Transactions on Computer-Aided Design, 11(7):805-815, July 1992.

[897]

N. V. T. D'Halleweyn, J. Benson, W. Redman-White, K. Mistry, and M. Swanenberg. MOOSE: a physically based compact DC model of SOI ldmosfets for analogue circuit simulation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(10):1399-1410, October 2004.

[898]

I. B. Dhaou, M. Ismail, and H. Tenhunen. Current mode, low-power, on-chip signaling in deep-submicron CMOS technology. IEEE Transactions on Circuits and Systems, Part I: Fundamental Theory and Applications, 50(3):397-406, March 2003.

[899]

I. B. Dhaou and H. Tenhunen. Efficient library characterization for high-level power estimation. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(6):657-661, June 2004.

[900]

A. Dharchoudhury, R. Panda, D. Blaauw, R. Vaidyanathan, B. Tutuianu, and D. Bearden. Design and analysis of power distribution networks in powerpc microprocessors. In IEEE/ACM 35th Design Automation Conference, pages 738-743, San Francisco, CA, June 15-19 1998.

[901]

A. Dharchoudhury and S. M. Kang. Performance-constrained worst-case variability minimization of VLSI circuits. In 30th ACM/IEEE Design Automation Conference, pages 154-158, Dallas, TX, June 14-18 1993.

[902]

A. Dharchoudhury and S. M. Kang. Worst-case analysis and optimization of VLSI circuit performances. IEEE Transactions on Computer-Aided Design, 14(4):481-492, April 1995.

[903]

F. M. D'Heurle. Electromigration and failure in electronics : an introduction. In Proceedings of the IEEE, page 1409, October 1971. Published as Proceedings of the IEEE, volume 59, number 10.

[904]

Y. S. Dhillon, A. U. Diril, A. Chatterjee, and H.-H. S. Lee. Algorithm for achieving minimum energy consumption in CMOS circuits using multiple supply and threshold voltages at the module level. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 693-700, San Jose, CA, November 9-13 2003.

[905]

Y. S. Dhillon, A. U. Diril, A. Chatterjee, and A. D. Singh. Analysis and optimization of nanometer CMOS circuits for soft-error tolerance. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14(5):514-524, May 2006.

[906]

G. Dhiman and T. S. Rosing. Dynamic power management using machine learning. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 747-754, San Jose, CA, November 5-9 2006.

[907]

R. P. Dick, G. Lakshminarayana, A. Raghunathan, and N. K. Jha. Analysis of power dissipation in embedded systems using real-time operating systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(5):615-627, May 2003.

[908]

G. Dimitrakopoulos and V. Paliouras. A novel architecture and a systematic graph-based optimization methodology for modulo multiplication. IEEE Transactions on Circuits and Systems I: Regular Papers, 51(2):354-370, February 2004.

[909]

C.-S. Ding, C.-T. Hsieh, Q. Wu, and M. Pedram. Stratified random sampling for power estimation. In IEEE/ACM International Conference on Computer-Aided Design, pages 576-582, San Jose, CA, November 10-14 1996.

[910]

C-S Ding, Q. Wu, C-T Hsieh, and M. Pedram. Statistical estimation of the cumulative distribution function for power dissipation in VLSI circuits. In 34th Design Automation Conference, pages 371-376, Anaheim, CA, June 9-13 1997.

[911]

C-S Ding, C-T Hsieh, and M. Pedram. Improving sampling efficiency for system level power estimation. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 115-117, Monterey, CA, August 10-12 1998.

[912]

C.-S. Ding, C.-Y. Tsui, and M. Pedram. Gate-level power estimation using tagged probabilistic simulation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 17(11):1099-1107, November 1998.

[913]

C.-S. Ding, Q. Wu, C.-T. Hsieh, and M. Pedram. Stratified random sampling for power estimation. IEEE Transactions on Computer-Aided Design, 17(6):465-471, June 1998.

[914]

C.-S. Ding, C.-T. Hsieh, and M. Pedram. Improving the efficiency of monte carlo power estimation. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 8(5):584-593, October 2000.

[915]

L. Ding, D. Blaauw, and P. Mazumder. Efficient crosstalk noise modeling using aggressor and tree reductions. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 595-600, San Jose, CA, November 10-14 2002.

[916]

L. Ding, D. Blaauw, and P. Mazumder. Accurate crosstalk noise modeling for early signal integrity analysis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(5):627-634, May 2003.

[917]

L. Ding and P. Mazumder. A novel technique to improve noise immunity of CMOS dynamic logic circuits. In ACM/IEEE 41st Design Automation Conference (DAC-04), pages 900-903, San Diego, CA, June 7-11 2004.

[918]

L. Ding and P. Mazumder. On circuit techniques to improve noise immunity of CMOS dynamic logic. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(9):910-925, September 2004.

[919]

S. W. Director, P. K. Khosla, R. A. Rohrer, and R. A. Rutenbar. Reengineering the curriculum: Design and analysis of a new undergraduate electrical and computer engineering degree at carnegie mellon university. In Proceedings of the IEEE, pages 1246-1269, September 1995. Published as Proceedings of the IEEE, volume 83, number 9.

[920]

A. U. Diril, Y. S. Dhillon, A. Chatterjee, and A. D. Singh. Level-shifter free design of low power dual supply voltage CMOS circuits using dual threshold voltages. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 13(9):1103-1107, September 2005.

[921]

V. B. Dmitriev-Zdorov. Multicycle generalization - a new way to improve the convergence of waveform relaxation for circuit simulation. IEEE Transactions on Computer-Aided Design, 17(5):435-443, May 1998.

[922]

L. Dolecek, M. Qazi, D. Shah, and A. Chandrakasan. Breaking the simulation barrier: SRAM evaluation through norm minimization. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 322-329, San Jose, CA, November 10-13 2008.

[923]

J. Donald and M. Martonosi. Power efficiency for variation-tolerant multicore processors. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 304-309, Tegernsee, Germany, October 4-6 2006.

[924]

W. E. Donath. Equivalence of memory to "random logic". IBM Journal of Research and Development, pages 401-407, September 1974.

[925]

C. Dong, D. Chen, S. Tanachutiwat, and W. Wang. Performance and power evaluation of a 3d CMOS/nanomaterial reconfigurable architecture. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 758-764, San Jose, CA, November 5-8 2007.

[926]

W. Dong, P. Li, and G.-M. Huang. SRAM dynamic stability: theory, variability and analysis. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 378-385, San Jose, CA, November 10-13 2008.

[927]

W. Dong, P. Li, and X. Ye. Wavepipe: parallel transient simulation of analog and digital circuits on multi-core shared-memory machines. In ACM/IEEE 45th Design Automation Conference (DAC-08), pages 238-243, Anaheim, CA, June 8-13 2008.

[928]

N. Dong and J. Roychowdhury. General-purpose nonlinear model-order reduction using piecewise-polynomial representations. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27(2):249-264, February 2008.

[929]

M. Donno, A. Ivaldi, L. Benini, and E. Macii. Clock-tree power optimization based on RTL clock-gating. In ACM/IEEE 40th Design Automation Conference (DAC-03), pages 622-627, Anaheim, CA, June 2-6 2003.

[930]

A. Doumar and H. Ito. Detecting, diagnosing, and tolerating faults in SRAM-based field programmable gate arrays: a survey. IEEE Transactions on Very Large Scale Intergration (VLSI) Systems, 11(3):386-405, June 2003.

[931]

B. Doyle, P. Mahoney, E. Fetzer, and S. Naffziger. Clock distribution on a dual-core, multi-threaded itanium family microprocessor. In IEEE 2005 International Conference on Integrated Circuit Design and Technology (ICICDT), pages 1-6, Austin, TX, May 9 - 11 2005.

[932]

N. Dragone, R. Zafalon, C. Guardiani, and C. Silvano. Power invariant vector compaction based on bit clustering and temporal partitioning. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 118-120, Monterey, CA, August 10-12 1998.

[933]

R. Drechsler, M. Sauerhoff, and D. Sieling. The complexity of the inclusion operation on ofdds. IEEE Transactions on Computer-Aided Design, 17(5):457-459, May 1998.

[934]

R. Drechsler, N. Drechsler, and W. Gunther. Fast exact minimization of BDD's. IEEE Transactions on Computer-Aided Design, 19(3):384-389, March 2000.

[935]

F. Dresig, Ph. Lanches, O. Rettig, and U. G. Baitinger. Simulation and reduction of CMOS power dissipation at logic level. In European Design Automation Conference (EDAC), pages 341-346, 1993.

[936]

M. Drinic, D. Kirovski, S. Megerian, and M. Potkonjak. Latency-guided on-chip bus-network design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(12):2663-2673, December 2006.

[937]

N. Dronavalli and V. Malik. A design method for estimating power in CMOS gates using logical lffort. In The First Annual Northeast Workshop on Circuits and Systems (NEWCAS-03), pages 113-116, Montreal, Quebec, June 17-20 2003.

[938]

X. Duan, Y. Hu, and K. Mayaram. Simulation of ring oscillators using the harmonic balance method. In The 2nd Annual Northeast Workshop on Circuits and Systems (NEWCAS-04), pages 137-140, Montreal, Quebec, June 20-23 2004.

[939]

C. Duan, C. Zhu, and S. P. Khatri. Forbidden transition free crosstalk avoidance CODEC design. In ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU-08), pages 44-49, Monterey, CA, February 25-26 2008.

[940]

X. Duan and K. Mayaram. An efficient and robust method for ring-oscillator simulation using the harmonic-balance method. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(8):1225-1233, August 2005.

[941]

X. Duan and K. Mayaram. Frequency-domain simulation of ring oscillators with a multiple-probe method. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(12):2833-2842, December 2006.

[942]

E. Dubrova, M. Teslenko, and A. Martinelli. Kauffman networks: analysis and applications. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD-05), pages 479-484, San Jose, CA, November 6-10 2005.

[943]

R. J. Duffin. Topology of series-parallel networks. Journal of Mathematical Analysis and Applications, pages 303-318, 1965.

[944]

L. Dupont, S. Roy, and J.-Y. Chouinard. A hardware architecture for the generation of wnaf random integers. In The 3rd Annual Northeast Workshop on Circuits and Systems (NEWCAS-05), pages 99-102, Quebec City, Quebec, June 19-22 2005.

[945]

J. A. Dussault. A testability measure. In IEEE Digital Semiconductor Test Symposium, pages 113-116, Cherry Hill, NJ, Oct-Nov. 1978.

[946]

S. Dutt and W. Deng. Probability-based approaches to VLSI circuit partitioning. IEEE Transactions on Computer-Aided Design, 19(5):534-549, May 2000.

[947]

R. Dutta and M. Marek-Sadowska. Automatic sizing of power/ground (p/g) networks in VLSI. In 26th ACM/IEEE Design Automation Conference, pages 783-786, Las Vegas, NV, June 25-29 1989.

[948]

R. W. Dutton and A. J. Strojwas. Perspectives on technology and technology-driven CAD. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 19(12):1544-1560, December 2000.

[949]

S. G. Duvall. Practical statistical design of complex integrated circuit products. In ACM/IEEE Design Automation Conference, pages 561-565, Dallas, TX, June 14-18 1993.

[950]

S. G. Duvall. Toward a practical methodology for the statistical design of complex integrated circuits. In 1993 International Symposium on VLSI Technology, Systems, and Applications, pages 112-116, Taipei, Taiwan, May 12-14 1993.

[951]

S. G. Duvall. Statistical circuit modeling and optimization. In IEEE International Workshop on Statistical Metrology, pages 56-63, Honolulu, HI, June 11 2000.

[952]

C. Duvvury. ESD: Design for IC chip quality and reliability. In 2000 IEEE 1st International Conference on Quality Electronic Design (ISQED), pages 251-259, San Jose, CA, March 20-22 2000.

[953]

C. Dwyer. Computer-aided design for DNA self-assembly: process and applications. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD-05), pages 662-667, San Jose, CA, November 6-10 2005.

[954]

L. G. e Silva, L. M. Silveira, and J. R. Phillips. Efficient computation of the worst-delay corner. Design, Automation and Test in Europe (DATE-07), pages 1617-1622, April 16-20 2007.

[955]

R. Ebendt, W. Gunther, and R. Drechsler. An improved branch and bound algorithm for exact BDD minimization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(12):1657-1663, December 2003.

[956]

D. Eckerbert and P. Larsson-Edefors. Cycle-true leakage current modeling for CMOS gates. In IEEE International Symposium on Circuits and Systems (ISCAS), pages V.507-V.510, 2001.

[957]

A. Edman and C. Svensson. Timing closure through a globally synchronous, timing partitioned design methodology. In ACM/IEEE 41st Design Automation Conference (DAC-04), pages 71-74, San Diego, CA, June 7-11 2004.

[958]

E. B. Eichelberger. Hazard detection in combinational and sequential switching circuits. IBM Journal, pages 90-99, March 1965.

[959]

M. Eiermann and W. Stechele. Novel modeling techniques for RTL power estimation. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 323-328, Monterey, California, August 12-14 2002.

[960]

M. Eisele, J. Berthold, D. Schmitt-Landsiedel, and R. Mahnkopf. The impact of intra-die device parameter variation on path delays and on the design for yield of low voltage digital circuits. In International Symposium on Low Power Electronics and Design, pages 237-242, Monterey, CA, August 12-14 1996.

[961]

M. Eisele, J. Berthold, D. Schmitt-Landsiedel, and R. Mahnkopf. The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits. IEEE Transactions on Very Large Scale Integrated (VLSI) Systems, 5(4):360-368, December 1997.

[962]

W. T. Eisenmann and H. E. Graeb. Fast transient power and noise estimation for VLSI circiuts. In IEEE/ACM International Conference on Computer-Aided Design, pages 252-257, San Jose, CA, November 6-10 1994.

[963]

D. A. El-Dib and M. I. Elmasry. Modified register-exchange viterbi decoder for low-power wireless communications. IEEE Transactions on Circuits and Systems I: Regular Papers, 51(2):371-378, February 2004.

[964]

W. El-Essawy, D. H. Albonesi, and B. Sinharoy. A microarchitectural-level step-power analysis tool. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 263-266, Monterey, California, August 12-14 2002.

[965]

T. El-Moselhy, I. M. Elfadel, and D. Widiger. Efficient algorithm for the computation of on-chip capacitance sensitivities with respect to a large set of parameters. In ACM/IEEE 45th Design Automation Conference (DAC-08), pages 906-911, Anaheim, CA, June 8-13 2008.

[966]

T. A. El-Moselhy, I. M. Elfadel, and L. Daniel. A capacitance solver for incremental variation-aware extraction. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 662-669, San Jose, CA, November 10-13 2008.

[967]

T. El-Moselhy and L. Daniel. Stochastic integral equation solver for efficient variation-aware interconnect extraction. In ACM/IEEE 45th Design Automation Conference (DAC-08), pages 415-420, Anaheim, CA, June 8-13 2008.

[968]

M. A. El-Moursy and E. G. Friedman. Power characteristics of inductive interconnect. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(12):1295-1306, December 2004.

[969]

M. A. El-Moursy and E. G. Friedman. Shielding effect of on-chip interconnect inductance. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 13(3):396-400, March 2005.

[970]

K. M. El-Shennawy, G. P. Fiani, and M. B. Tayel. Closed-form solutions for voltage pulse response of open, shorted, and loaded distributed RC thin film structures. IEEE Transactions on Circuits and Systems, 38(12):1567-1571, December 1991.

[971]

Y. M. El-Ziq and S. Y. H. Su. Fault diagnosis of MOS combinational networks. IEEE Transactions on Computers, C-31(2):129-139, February 1982.

[972]

Y. M. El-Ziq. Failure analysis and test generation for VLSI physical defects. In IEEE Custom Integrated Circuits Conference, pages 300-303, Rochester, NY, May 1983.

[973]

R. D. Eldred. Test routines based on symbolic logical statements. Journal of the Association for Computing Machinery, 6(1):33-36, January 1959.

[974]

I. M. Elfadel and D. D. Ling. A block rational arnoldi algorithm for multipoint passive model-order reduction of multiport RLC networks. In IEEE/ACM International Conference on Computer-Aided Design, pages 66-71, San Jose, CA, November 9-13 1997.

[975]

I. M. Elfadel and D. D. Ling. Zeros and passivity of arnoldi-reduced-order models for interconnect networks. In 34th Design Automation Conference, pages 28-33, Anaheim, CA, June 9-13 1997.

[976]

M. Elgebaly and M. Sachdev. Efficient adaptive voltage scaling system through on-chip critical path emulation. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 375-380, Newport Beach, CA, August 9-11 2004.

[977]

P. J. H. Elias and N. P. van der Meijs. Extracting circuit models for large RC interconnetions that are accurate up to a predefined signal frequency. In 33rd Design Automation Conference, pages 764-769, Las Vegas, NV, June 3-7 1996.

[978]

W. C. Elmore. The transient response of damped linear networks with particular regard to wideband amplifiers. Journal of Applied Physics, 19(1):55-63, January 1948.

[979]

Y. M. Elziq. Automatic test generation for stuck-open faults in CMOS VLSI. In IEEE 18th Design Automation Conference, pages 347-354, Nashville, TN, June 1981.

[980]

Y. M. Elziq. Functional-level test generation for stuck-open faults in CMOS VLSI. In IEEE International Test Conference, pages 536-546, Philadelphia, PA, Oct. 27-29 1981.

[981]

S. H. K. Embabi and R. Damodaran. Delay models for CMOS, bicmos and binmos circuits and their applications for timing simulations. IEEE Transactions on Computer-Aided Design, 13(9):1132-1142, September 1994.

[982]

Y. Eo, S. Shin, W. R. Eisenstadt, and J. Shim. A decoupling technique for efficient timing analysis of VLSI interconnects with dynamic circuit switching. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(9):1321-1337, September 2004.

[983]

S. Ercolani, M. Favalli, M. Damiani, P. Olivo, and B. Ricco. Estimate of signal probability in combinational logic networks. In IEEE European Test Conference, pages 132-138, 1989.

[984]

S. Ercolani, M. Favalli, M. Damiani, P. Olivo, and B. Ricco. Testability measures in pseudorandom testing. IEEE Transactions on Computer-Aided Design, 11(6):794-800, June 1992.

[985]

R. Erwe and N. Tanabe. Efficient simulation of MOS circuits. IEEE Transactions on Computer-Aided Design, 10(4):541-544, April 1991.

[986]

B. Eschermann. State assignment for hardwired VLSI control units. ACM Computing Surveys, 25(4):415-436, December 1993.

[987]

R. Escovar, S. Ortiz, and R. Suaya. An improved long distance treatment for mutual inductance. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(5):783-793, May 2005.

[988]

R. Escovar and R. Suaya. Transmission line design of clock trees. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 334-340, San Jose, CA, November 10-14 2002.

[989]

R. Escovar and R. Suaya. Optimal design of clock trees for multigigahertz applications. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(3):329-345, March 2004.

[990]

K. S. Eshbaugh. Generation of correlated parameters for statistical circuit simulation. IEEE Transactions on Computer-Aided Design, 11(10):1198-1206, October 1992.

[991]

J. Evans, P. Lall, and R. Bauernschub. A framework fo reliability modeling of electronics. In Annual Reliability and Maintainability Symposium, pages 144-151, Washington, DC, January 16-19 1995.

[992]

N. E. Evmorfopoulos, G. I. Stamoulis, and J. N. Avaritsiotis. A monte carlo approach for maximum power estimation based on extreme value theory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 21(4):415-432, April 2002.

[993]

N. E. Evmorfopoulos, D. P. Karampatzakis, and G. I. Stamoulis. Voltage-drop-constrained optimization of power distribution network based on reliable maximum current estimates. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 479-484, San Jose, CA, November 7-11 2004.

[994]

N. Evmorfopoulos, D. Karampatzakis, and G. Stamoulis. Precise identification of the worst-case voltage drop conditions in power grid verification. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 112-118, San Jose, CA, November 5-9 2006.

[995]

A. Exposito, B. Soler, and J. A. Rosendo Macias. Application of generalized phasors to eigenvector and natural response computation of LTI circuits. IEEE Transactions on Circuits and Systems, 53(7):1533-1543, July 2006.

[996]

B. J. Falkowski, I. Schafer, and M. A. Perkowski. Effective computer methods for the calculation of rademacher-walsh spectrum for completely and incompletely specified boolean functions. IEEE Transactions on Computer-Aided Design, 11(10):1207-1226, October 1992.

[997]

F. Fallah, S. Liao, and S. Devadas. Solving covering problems using LPR-based lower bounds. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 8(1):9-17, February 2000.

[998]

J. Fan, N. Mi, and X.-D. Sheldon. Statistical model order reduction for interconnect circuits considering spatial correlations. Design, Automation and Test in Europe (DATE-07), pages 1508-1513, April 16-20 2007.

[999]

S.-C. Fang, J.-M. Wang, and W.-S. Feng. A new direct design for three-input XOR function on the transistor level. IEEE Transactions on Circuits and Systems, Part I, 43(4):343-348, April 1996.

[1000]

P. Fang, J. Tao, J. F. Chen, and C. Hu. Design-in hot-carrier reliability for high performance logic applications. In IEEE Custom Integrated Circuits Conference, pages 525-531, Santa Clara, CA, May 11-14 1998.

[1001]

C. F. Fang, R. A. Rutenbar, and T. Chen. Fast, accurate static analysis for fixed-point finite-precision effects in DSP designs. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 275-282, San Jose, CA, November 9-13 2003.

[1002]

C. F. Fang, R. A. Rutenbar, M. Puschel, and T. Chen. Toward efficient static analysis of finite-precision effects in DSP applications via affine arithmetic modeling. In ACM/IEEE 40th Design Automation Conference (DAC-03), pages 496-501, Anaheim, CA, June 2-6 2003.

[1003]

J.-W. Fang and Y.-W. Chang. Area-I/O flip-chip routing for chip-package co-design. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 518-522, San Jose, CA, November 10-13 2008.

[1004]

N. R. Farnum and P. Booth. Uniqueness of maximum likelihood estimators of the 2-parameter weibull distribution. IEEE Transactions on Reliability, 46(4):523-525, December 1997.

[1005]

A. H. Farrahi, D. J. Hathaway, M. Wang, and M. Sarrafzadeh. Quality of EDA CAD tools: definitions, metrics, and directions. In 2000 IEEE 1st International Conference on Quality Electronic Design (ISQED), pages 395-405, San Jose, CA, March 20-22 2000.

[1006]

A. H. Farrahi, C. Chen, A. Srivastava, G. Tellez, and M. Sarrafzadeh. Activity-driven clock design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(6):705-714, June 2001.

[1007]

K. Farzan and D. A. Johns. Coding schemes for chip-to-chip interconnect applications. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14(4):393-406, April 2006.

[1008]

H. Fatemi, S. Nazarian, and M. Pedram. Statistical logic cell delay analysis using a current-based model. In ACM/IEEE 43rd Design Automation Conference (DAC-06), pages 253-256, San Francisco, CA, July 24-28 2006.

[1009]

M. Favalli and L. Benini. Analysis of glitch power dissipation in CMOS ics. In ACM/IEEE International Symposium on Low Power Design, pages 123-128, Dana Point, CA, April 23-26 1995.

[1010]

Y. Fei, S. Ravi, A. Raghunathan, and N. K. Jha. A hybrid energy-estimation technique for extensible processors. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(5):652-664, May 2004.

[1011]

A. Feinberg and A. Widom. Connecting parametric aging to catastrophic failure through thermodynamics. IEEE Transactions on Reliability, 45(1):28-33, March 1996.

[1012]

P. Feldmann, S. Abbaspour, D. Sinha, G. Schaeffer, R. Banerji, and H. Gupta. Driver waveform computation for timing analysis with multiple voltage threshold driver models. In ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU-08), pages 74-79, Monterey, CA, February 25-26 2008.

[1013]

P. Feldmann, S. Abbaspour, D. Sinha, G. Schaeffer, R. Banerji, and H. Gupta. Driver waveform computation for timing analysis with multiple voltage threshold driver models. In ACM/IEEE 45th Design Automation Conference (DAC-08), pages 425-428, Anaheim, CA, June 8-13 2008.

[1014]

P. Feldmann and S. Abbaspour. Towards a more physical approach to gate modeling for timing, noise, and power. In ACM/IEEE 45th Design Automation Conference (DAC-08), pages 453-455, Anaheim, CA, June 8-13 2008.

[1015]

P. Feldmann and R. W. Freund. Efficient linear circuit analysis by pade approximation via the lanczos process. IEEE Transactions on Computer-Aided Design, 14(5):639-649, May 1995.

[1016]

P. Feldmann and R. W. Freund. Reduced-order modeling of large linear subcircuits via a block lanczos algorithm. In 32nd Design Automation Conference, pages 474-479, San Francisco, CA, June 12-16 1995.

[1017]

P. Feldmann and F. Liu. Sparse and efficient reduced order modeling of linear subcircuits with large number of terminals. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 88-92, San Jose, CA, November 7-11 2004.

[1018]

P. Feldmann and R. A. Rohrer. Proof of the number of independent kirchhoff equations in an electrical circuit. IEEE Transactions on Circuits and Systems, 38(7):681-684, July 1991.

[1019]

Z. Feng, P. Li, and Y. Zhan. Fast second-order statistical static timing analysis using parameter dimension reduction. In ACM/IEEE 44th Design Automation Conference (DAC-07), pages 244-249, San Diego, CA, June 4-8 2007.

[1020]

Z. Feng, P. Li, and Y. Zhan. An on-the-fly parameter dimension reduction approach to fast second-order statistical static timing analysis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 28(1):141-153, January 2009.

[1021]

Z. Feng and P. Li. Performance-oriented statistical parameter reduction of parameterized systems via reduced rank regression. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 868-875, San Jose, CA, November 5-9 2006.

[1022]

Z. Feng and P. Li. A methodology for timing model characterization for statistical static timing analysis. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 725-729, San Jose, CA, November 5-8 2007.

[1023]

Z. Feng and P. Li. Parameterized waveform-independent gate models for timing and noise analysis. In ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU-07), pages 61-66, Austin, Texas, February 26-27 2007.

[1024]

Z. Feng and P. Li. Multigrid on GPU: tackling power grid analysis on parallel SIMT platforms. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 647-654, San Jose, CA, November 10-13 2008.

[1025]

Z. Feng and P. Li. Performance-oriented parameter dimension reduction of VLSI circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 17(1):137-150, January 2009.

[1026]

F. J. Ferguson and J. P. Shen. Multiple-fault test sets for MOS complex gates. In IEEE International Conference on Computer-Aided Design, pages 36-38, Santa Clara, CA, Nov. 18-21 1985.

[1027]

V. Ferragina, N. Ghittori, G. Torelli, G. Boselli, G. Trucco, and V. Liberali. A time-domain current model for fully CMOS logic gates. In The 2nd Annual Northeast Workshop on Circuits and Systems (NEWCAS-04), pages 29-32, Montreal, Quebec, June 20-23 2004.

[1028]

A. Ferre and J. Figueras. Leakage power bounds in CMOS digital technologies. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 21(6):731-738, June 2002.

[1029]

R. Ferreira, A-M Trullemans, J. Costa, and J. Monteiro. Probabilistic bottom-up RTL power estimation. In 2000 IEEE 1st International Conference on Quality Electronic Design (ISQED), pages 439-446, San Jose, CA, March 20-22 2000.

[1030]

I. A. Ferzli, F. N. Najm, and L. Kruse. Early power grid verification under circuit current uncertainties. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 116-121, Portland, Oregon, August 27-29 2007.

[1031]

I. A. Ferzli, F. N. Najm, and L. Kruse. A geometric approach for early power grid verification using current constraints. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 40-47, San Jose, CA, November 5-8 2007.

[1032]

I. A. Ferzli, E. Chiprout, and F. N. Najm. Verification and co-design of the package and die power delivery system using wavelets. In IEEE Conference on Electrical Performance of Electronic Packaging (EPEP), pages 7-10, San Jose, CA, October 27-29 2008.

[1033]

I. A. Ferzli and F. N. Najm. Statistical estimation of leakage-induced power grid voltage drop considering within-die process variations. In ACM/IEEE 40th Design Automation Conference (DAC-03), pages 856-859, Anaheim, CA, June 2-6 2003.

[1034]

I. A. Ferzli and F. N. Najm. Statistical verification of power grids considering process-induced leakage current variations. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 770-777, San Jose, CA, November 9-13 2003.

[1035]

I. Ferzli and F. N. Najm. Statistical estimation of circuit timing vulnerability due to leakage-induced power grid voltage drop. In International Conference on Integrated Circuit Design and Technology (ICICDT), pages 17-24, Austin, TX, May 17-20 2004.

[1036]

I. A. Ferzli and F. N. Najm. Analysis and verification of power grids considering process-induced leakage-current variations. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(1):126-143, January 2006.

[1037]

G. Fey and R. Drechsler. Minimizing the number of paths in bdds: theory and algorithm. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(1):4-11, January 2006.

[1038]

M. Fiedler. Algebraic connectivity of graphs. Czechoslovak Mathematical Journal, 23(98):298-305, 1973.

[1039]

M. Fiedler. A property of eigenvectors of nonnegative symmetric matrices and its application to graph theory. Czechoslovak Mathematical Journal, 25(100):619-633, 1975.

[1040]

F. Filippetti and M. Artioli. Ime: 4-term formula method for the symbolic analysis of linear circuits. IEEE Transactions on Circuits and Systems I: Regular Papers, 51(3):526-538, March 2004.

[1041]

S. Fine, S. Ur, and A. Ziv. Probabilistic regression suites for functional verification. In ACM/IEEE 41st Design Automation Conference (DAC-04), pages 49-54, San Diego, CA, June 7-11 2004.

[1042]

M. S. Finkelstein. On the exponential formula for reliability. IEEE Transactions on Reliability, 53(2):265-268, July 2004.

[1043]

A. H. Fischer, A. Abel, M. Lepper, A. E. Zitzelsberger, and A. von Glasgow. Experimental data and statistical models for bimodal EM failures. In Annual International Reliability Physics Symposium, pages 359-363, San Jose, CA, April 10-13 2000.

[1044]

M. Fischer and H. K. Dirks. Multigranular parallel algorithms for solving linear equations in VLSI circuit simulation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(5):728-736, May 2004.

[1045]

J. P. Fishburn and C. A. Schevon. Shaping a distributed-RC line to minimize elmore delay. IEEE Transactions on Circuits and Systems I, 42(12):1020-1022, December 1995.

[1046]

C. Fisher, R. Blankenship, J. Jensen, T. Rossman, and K. Svilich. Optimization of standard cell libraries for low power, high speed, or minimal area designs. In IEEE 1996 Custom Integrated Circuits Conference, pages 493-496, San Diego, CA, May 5-8 1996.

[1047]

M. P. Flynn and J.-J. Kang. Global signaling over lossy transmission lines. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD-05), pages 985-992, San Jose, CA, November 6-10 2005.

[1048]

M. Foltin, B. Foutz, and S. Tyler. Efficient stimulus-independent timing abstraction model based on a new concept of circuit block transparency. In ACM/IEEE 39th Design Automation Conference (DAC-02), pages 158-163, New Orleans, LA, June 10-14 2002.

[1049]

W. Fornaciari, P. Gubian, D. Suito, and C. Silvano. Power estimation of embedded systems: A hardware/software codesign approach. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 6(2):266-275, June 1998.

[1050]

G. E. Forsythe and R. A. Leibler. Matrix inversion by a monte carlo method. Mathematical Tables and Other Aids to Computation, (4):127-129, 1950.

[1051]

R. Fraer, G. Kamhi, and M. K. Mhameed. A new paradigm for synthesis and propagation of clock gating conditions. In ACM/IEEE 45th Design Automation Conference (DAC-08), pages 658-663, Anaheim, CA, June 8-13 2008.

[1052]

D. J. Frank, R. Puri, and D. Roma. Design and CAD challenges in 45nm CMOS and beyond. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 329-333, San Jose, CA, November 5-9 2006.

[1053]

A. T. Freitas and A. L. Oliveira. Circuit partitioning techniques for power estimation using the full set of input correlations. In 8th IEEE International Conference on Electronics, Circuits and Systems, pages 903-907, St. Julian, Malta, September 2-5 2001.

[1054]

R. S. French, M. S. Lam, J. R. Levitt, and K. Olukotun. A general method for compiling event-driven simulations. In 32nd Design Automation Conference, pages 151-156, San Francisco, CA, June 12-16 1995.

[1055]

J. Frenkil. Issues and directions in low power design tools: an industrial perspective. In 1997 International Symposium on Low Power Electronics and Design, pages 152-157, Monterey, CA, August 18-20 1997.

[1056]

J. Frenkil. Tools and methodologies for low power design. In 34th Design Automation Conference, pages 76-81, Anaheim, CA, June 9-13 1997.

[1057]

R. W. Freund and P. Feldmann. Efficient small-signal circuit analysis and sensitivity computations with the PVL algorithm. In IEEE/ACM International Conference on Computer-Aided Design, pages 404-411, San Jose, CA, November 6-10 1994.

[1058]

R. W. Freund and P. Feldmann. Reduced-order modeling of large passive linear circuits by means of the sypvl algorithm. In IEEE/ACM International Conference on Computer-Aided Design, pages 280-287, San Jose, CA, November 10-14 1996.

[1059]

R. W. Freund. Passive reduced-order models for interconnect simulation and their computation via krylov-subspace algorithms. In Design Automation Conference, pages 195-200, New Orleans, LA, June 21-25 1999.

[1060]

R. W. Freund. SPRIM: structure-preserving reduced-order interconnect macromodeling. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 80-87, San Jose, CA, November 7-11 2004.

[1061]

R. Fried. Termination circuits for reducing reflections and crosstalk. IEEE Transactions on Circuits and Systems I, 42(12):1017-1020, December 1995.

[1062]

S. J. Friedman and K. J. Supowit. Finding the optimal variable ordering for binary decision diagrams. IEEE Transactions on Computers, 39(5):710-713, May 1990.

[1063]

D. F. Frost, K. F. Poole, and D. A. Haeussler. RELIANT: a reliability analysis tool for VLSI interconnects. In IEEE 1988 Custom Integrated Circuits Conference, pages 27.8.1-27.8.4, Rochester, NY, May 16-19 1988.

[1064]

D. F. Frost and K. F. Poole. A method for predicting VLSI-device reliability using series models for failure mechanisms. IEEE Transactions on Reliability, R-36(2):234-242, June 1987.

[1065]

Y. Fu, R. Panda, B. Reschke, S. Sundareswaran, and M. Zhao. A novel technique for incremental analysis of on-chip power distribution networks. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 817-823, San Jose, CA, November 5-8 2007.

[1066]

M. Fujita, H. Fujisawa, and N. Kawato. Evaluation and improvements of boolean comparison method based on binary decision diagrams. In IEEE International Conference on Computer-Aided Design, pages 2-5, Santa Clara, CA, Nov. 7-10 1988.

[1067]

M. Fujita, Y. Matsunaga, and T. Kakuda. Automatic and semi-automatic verification of switch-level circuits with temporal logic and binary decision diagrams. In IEEE International Conference on Computer-Aided Design (ICCAD), pages 38-41, Santa Clara, CA, Nov. 11-15 1990.

[1068]

H. Fujiwara, K. Nii, J. Miyakoshi, Y. Murachi, Y. Morita, H. Kawaguchi, and M. Yoshimoto. A two-port SRAM for real-time video processor saving 53% of bitline power with majority logic and data-bit reordering. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 61-66, Tegernsee, Germany, October 4-6 2006.

[1069]

H. Fujiwara and T. Shimono. On the acceleration of test generation algorithms. IEEE Transactions on Computers, C-32(12):1137-1144, December 1983.

[1070]

M. Gaggero, M. Parodi, and M. Storace. Multiresolution PWL approximations. In European Conference on Circuit Theory and Design (ECCTD), pages III.393-III.396, Cork, Ireland, August 29 - September 2 2005.

[1071]

S. Gai, A. Lioy, and P. L. Montessoro. An accurate timing model for gate-level simulation of MOS circuits. In IEEE International Symposium on Circuits and Systems, pages 2403-2406, June 1991.

[1072]

L. Gal. On-chip cross talk - the new signal integrity challenge. In IEEE Custom Integrated Circuits Conference, pages 251-254, Santa Clara, CA, May 1-4 1995.

[1073]

K. Gala, V. Zolotov, R. Panda, B. Young, J. Want, and D. Blaauw. On-chip inductance modeling and analysis. In Design Automation Conference, pages 63-68, Los Angeles, CA, June 5-9 2000.

[1074]

K. Gala, D. Blaauw, J. Wang, V. Zolotov, and M. Zhao. Inductance 101: Analysis and design issues. In ACM/IEEE 38th Design Automation Conference (DAC-01), pages 329-334, Las Vegas, NV, June 18-22 2001.

[1075]

K. Gala, D. Blaauw, V. Zolotov, P. M. Vaidya, and A. Joshi. Inductance model and analysis methodology for high-speed on-chip interconnect. IEEE Transactions on Very Large Scale Integrated (VLSI) Systems, 10(6):730-745, December 2002.

[1076]

J. Galiay, Y. Crouzet, and M. Vergniault. Physical versus logical fault models in MOS LSI circuits, impact on their testability. In IEEE International Symposium on Fault Tolerant Computing, pages 195-202, Madison, WI, June 20-22 1979.

[1077]

M. Gall, P. S. Ho, C. Capasso, D. Jawarani, R. Hernandez, and H. Kawasaki. Electromigration early failure distribution in submicron interconnects. In Stress Induced Phenomena in Metallization Workshop, pages 3-14, Stuttgart, 1999.

[1078]

H. Gan, Q. He, and D. Jiao. Hierarchical and adaptive finite-element reduction-recovery method for large-scale power and signal integrity analysis of high-speed IC and packaging structures. In IEEE Conference on Electrical Performance of Electronic Packaging (EPEP), pages 127-130, San Jose, CA, October 27-29 2008.

[1079]

M. J. Gander and A. E. Ruehli. Optimized waveform relaxation methods for RC type circuits. IEEE Transactions on Circuits and Systems I: Regular Papers, 51(4):755-768, April 2004.

[1080]

R. Gandikota, K. Chopra, D. Blaauw, D. Sylvester, and M. Becer. Top-k aggressors set in delay noise analysis. In ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU-07), pages 124-129, Austin, Texas, February 26-27 2007.

[1081]

R. Gandikota, K. Chopra, D. Blaauw, D. Sylvester, and M. Becer. Top-k aggressors sets in delay noise analysis. In ACM/IEEE 44th Design Automation Conference (DAC-07), pages 174-179, San Diego, CA, June 4-8 2007.

[1082]

R. Gandikota, K. Chopra, D. Blaauw, D. Sylvester, M. Becer, and J. Geada. Victim alignment in crosstalk aware timing analysis. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 698-704, San Jose, CA, November 5-8 2007.

[1083]

R. Gandikota, D. Blaauw, and D. Sylvester. Modeling corsstalk in statistical static timing analysis. In ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU-08), pages 86-91, Monterey, CA, February 25-26 2008.

[1084]

R. Gandikota, D. Blaauw, and D. Sylvester. Modeling crosstalk in statistical static timing analysis. In ACM/IEEE 45th Design Automation Conference (DAC-08), pages 974-979, Anaheim, CA, June 8-13 2008.

[1085]

X. F. Gao, J. J. Liou, J. Bernier, G. Croft, and A. Ortiz-Conde. Implementation of a comprehensive and robust MOSFET model in cadence SPICE for ESD applications. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 21(12):1497-1502, December 2002.

[1086]

F. Gao and J. P. Hayes. ILP-based optimization of sequential circuits for low power. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 140-145, Seoul, Korea, August 25-27 2003.

[1087]

F. Gao and J. P. Hayes. Exact and heuristic approaches to input vector control for leakage power reduction. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 527-532, San Jose, CA, November 7-11 2004.

[1088]

F. Gao and J. P. Hayes. Total power reduction in CMOS circuits via gate sizing and multiple threshold voltages. In ACM/IEEE 42nd Design Automation Conference (DAC-05), pages 31-36, Anaheim, CA, June 13-17 2005.

[1089]

F. Gao and J. P. Hayes. Exact and heuristic approaches to input vector control for leakage power reduction. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(11):2564-2571, November 2006.

[1090]

A. Garcia, L. D. Kabulepa, and M. Glesner. Efficient estimation of signal transition activity in MAC architecture. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 319-322, Monterey, California, August 12-14 2002.

[1091]

A. Garcia-Ortiz, L. Kabulepa, T. Murgan, and M. Glesner. Moment-based power estimation in very deep submicron technologies. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 107-112, San Jose, CA, November 9-13 2003.

[1092]

D. S. Gardner, J. D. Meindl, and K. Saraswat. Interconnection and electromigration scaling theory. Submitted to T. Electron Devices, March-87, March 1987. TI circulation from D. Hocevar.

[1093]

M. R. Garey and D. S. Johnson. Approximation algorithms for combinatorial problems : an annotated bibliography. In J. F. Traub, editor, Algorithms and Complexity, pages 41-52. Academic Press, Inc., New York, NY, 1976. UI : 511.8Sy685a.

[1094]

R. Garg, C. Nagpal, and S. Khatri. A fast analytical estimator for the SEU-induced pulse width in combinational designs. In ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU-08), pages 128-133, Monterey, CA, February 25-26 2008.

[1095]

M. Garland. Sparse matrix computations on manycore GPU's. In ACM/IEEE 45th Design Automation Conference (DAC-08), pages 2-6, Anaheim, CA, June 8-13 2008.

[1096]

A. Gattiker, S. Nassif, R. Dinakar, and C. Long. Timing yield estimation from static timing analysis. In IEEE International Symposium on Quality Electronic Design (ISQED), pages 437-442, San Jose, CA, March 26-28 2001.

[1097]

A. Gattiker. Using test data to improve IC quality and yield. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 771-777, San Jose, CA, November 10-13 2008.

[1098]

C. Gebotys and R. J. Gebotys. An empirical comparison of algorithmic, instruction, and architectural power prediction models for high performance embedded DSP processors. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 121-123, Monterey, CA, August 10-12 1998.

[1099]

C. H. Gebotys. Low energy memory and register allocation using network flow. In 34th Design Automation Conference, pages 435-440, Anaheim, CA, June 9-13 1997.

[1100]

P. P. Gelsinger. Microprocessors for the new millennium: challenges, opportunities, and new frontiers. In IEEE International Solid-State Circuits Conference (ISSCC), pages 22-25, 2001.

[1101]

B. J. George, G. Yeap, M. G. Wloka, S. C. Tyler, and D. Gossain. Power analysis and characterization for semi-custom design. In ACM/IEEE 1994 International Workshop on Low Power Design, pages 215-218, Napa, CA, April 24-27 1994.

[1102]

B. J. George, G. Yeap, M. G. Wloka, S. C. Tyler, and D. Gossain. Power analysis for semi-custom design. In IEEE 1994 Custom Integrated Circuit Conference, pages 249-252, San Diego, CA, May 1-4 1994.

[1103]

V. George, H. Zhang, and J. Rabaey. The design of a low energy FPGA. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 188-193, San Diego, CA, August 16-17 1999.

[1104]

J. Gergov and C. Meinel. Efficient boolean manipulation with OBDD's can be extended to FBDD's. IEEE Transactionson Computers, 43(10):1197-1209, October 1994.

[1105]

A. Gerstlauer, J. Peng, D. Shin, D. Gajski, A. Nakamura, D. Araki, and Y. Nishihara. Specify-explore-refine (SER): from specification to implementation. In ACM/IEEE 45th Design Automation Conference (DAC-08), pages 586-591, Anaheim, CA, June 8-13 2008.

[1106]

G. Ghai and J. Mi. Mean residual life and its association with failure rate. IEEE Transactions on Reliability, 48(3):262-266, September 1999.

[1107]

N. H. Abdul Ghani and F. N. Najm. Handling inductance in early power grid verification. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 127-134, San Jose, CA, November 5-9 2006.

[1108]

P. Ghanta, S. Vrudhula, S. Bhardwaj, and R. Panda. Stochastic variational analysis of large power grids considering intra-die correlations. In ACM/IEEE 43rd Design Automation Conference (DAC-06), pages 211-216, San Francisco, CA, July 24-28 2006.

[1109]

R. Gharpurey and R. G. Meyer. Modeling and analysis of substrate coupling in integrated circuits. In IEEE Custom Integrated Circuits Conference, pages 125-128, Santa Clara, CA, May 1-4 1995.

[1110]

M. Ghasemazar and M. Pedram. Minimizing the energy cost of throughput in a linear pipeline by opportunistic time borrowing. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 155-160, San Jose, CA, November 10-13 2008.

[1111]

S. Ghiasi, E. Bozorgzadeh, S. Choudhuri, and M. Sarrafzadeh. A unified theory of timing budget management. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 653-659, San Jose, CA, November 7-11 2004.

[1112]

S. Ghiasi, E. Bozorgzadeh, P.-K. Huang, R. Jafari, and M. Sarrafzadeh. A unified theory of timing budget management. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(11):2364-2375, November 2006.

[1113]

M. A. Ghodrat, K. Lahiri, and A. Raghunathan. Accelerating system-on-chip power analysis using hybrid power estimation. In ACM/IEEE 44th Design Automation Conference (DAC-07), pages 883-886, San Diego, CA, June 4-8 2007.

[1114]

M. Ghoeima and Y. Ismail. Delayed line bus scheme: a low-power bus scheme for coupled on-chip buses. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 66-69, Newport Beach, CA, August 9-11 2004.

[1115]

M. Ghoneima, Y. Ismail, M. Khellah, J. Tschanz, and V. De. Serial-link bus: a low-power on-chip bus architecture. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD-05), pages 541-546, San Jose, CA, November 6-10 2005.

[1116]

M. Ghoneima, Y. I. Ismail, M. M. Khellah, J. W. Tschanz, and V. De. Formal derivation of optimal active shielding for low-power on-chip buses. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(5):821-836, May 2006.

[1117]

M. Ghoneima, Y. I. Ismail, M. M. Khellah, J. W. Tschanz, and V. De. Reducing the effective coupling capacitance in buses using threshold voltage adjustment techniques. IEEE Transactions on Circuits and Systems, 53(9):1928-1933, September 2006.

[1118]

M. Ghoneima and Y. Ismail. Optimum positioning of interleaved repeaters in bidirectional buses. In ACM/IEEE 40th Design Automation Conference (DAC-03), pages 586-591, Anaheim, CA, June 2-6 2003.

[1119]

M. Ghoneima and Y. Ismail. Formal derivation of optimal active shielding for low-power on-chip buses. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 800-807, San Jose, CA, November 7-11 2004.

[1120]

M. Ghoneima and Y. I. Ismail. Utilizing the effect of relative delay on energy dissipation in low-power on-chip buses. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(12):1348-1359, December 2004.

[1121]

M. Ghoneima and Y. Ismail. Optimum positioning of interleaved repeaters in bidirectional buses. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(3):461-469, March 2005.

[1122]

A. Ghosh, S. Devadas, K. Keutzer, and J. White. Estimation of average switching activity in combinational and sequential circuits. In 29th ACM/IEEE Design Automation Conference, pages 253-259, Anaheim, CA, June 8-12 1992.

[1123]

S. Ghosh, S. Bhunia, and K. Roy. A new paradigm for low-power, variation-tolerant circuit synthesis using critical path isolation. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 619-624, San Jose, CA, November 5-9 2006.

[1124]

S. Ghosh, S. Mukhopadhyay, K. Kim, and K. Roy. Self-calibration technique for reduction of hold failures in low-power nano-scaled SRAM. In ACM/IEEE 43rd Design Automation Conference (DAC-06), pages 971-976, San Francisco, CA, July 24-28 2006.

[1125]

S. Ghosh, S. Bhunia, and K. Roy. CRISTA: A new paradigm for low-power, variation-tolerant, and adaptive circuit synthesis using critical path isolation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 26(11):1947-1956, November 2007.

[1126]

J. Gil, M. Je, J. Lee, and H. Shin. A high speed and low power SOI inverter using active body-bias. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 59-63, Monterey, CA, August 10-12 1998.

[1127]

J. L. Gilkinson, S. D. Lewis, B. B. Winter, and A. Hekmatpour. Automated technology mapping. IBM Journal of Research and Development, 28(5):546-556, September 1984.

[1128]

B. S. Gill, C. Papashristou, and F. G. Wolff. A new asymmetric SRAM cell to reduce soft errors and leakage power in FPGA. Design, Automation and Test in Europe (DATE-07), pages 1460-1465, April 16-20 2007.

[1129]

B. P. Ginsburg and A. P. Chandrakasan. The mixed signal optimum energy point: voltage and parallelism. In ACM/IEEE 45th Design Automation Conference (DAC-08), pages 244-249, Anaheim, CA, June 8-13 2008.

[1130]

P. Girard, C. Landrault, S. Pravossoudovitch, and D. Severac. A gate resising technique for high reduction in power consumption. In 1997 International Symposium on Low Power Electronics and Design, pages 281-286, Monterey, CA, August 18-20 1997.

[1131]

T. D. Givargis, J. Henkel, and F. Vahid. Interface and cache power exploration for core-based embedded system design. In IEEE/ACM International Conference on Computer-Aided Design, pages 270-273, San Jose, CA, November 7-11 1999.

[1132]

T. Givargis, F. Vahid, and J. Henkel. Instruction-based system-level power evaluation of system-on-a-chip peripheral cores. IEEE Transactions on Very Large Scale Integrated (VLSI) Systems, 10(6):856-863, December 2002.

[1133]

T. Givargis and F. Vahid. Platune: A tuning framework for system-on-a-chip platforms. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 21(11):1317-1327, November 2002.

[1134]

E. Gizdarski and H. Fujiwara. SPIRIT: A highly robust combinational test generation algorithm. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 21(12):1446-1458, December 2002.

[1135]

A. L. Glebov, D. Blaauw, and L. G. Jones. Transistor reordering for low power CMOS gates using an SP-BDD representation. In ACM/IEEE International Symposium on Low Power Design, pages 161-166, Dana Point, CA, April 23-26 1995.

[1136]

A. Glebov, S. Gavrilov, D. Blaauw, S. Sirichotiyakul, C. Oh, and V. Zolotov. False-noise analysis using logic implications. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 515-521, San Jose, CA, November 4-8 2001.

[1137]

A. Glebov, S. Gavrilov, D. Blaauw, V. Zolotov, R. Panda, and C. Oh. False-noise analysis using resolution method. In IEEE International Symposium on Quality Electronic Design (ISQED), pages 437-442, San Jose, CA, March 18-21 2002.

[1138]

A. Glebov, S. Gavrilov, R. Soloviev, V. Zolotov, M. R. Becer, C. Oh, and R. Panda. Delay noise pessimism reduction by logic correlations. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 160-167, San Jose, CA, November 7-11 2004.

[1139]

C. T. Glover and M. R. Mercer. A method of delay fault test generation. In 25th ACM/IEEE Design Automation Conference, pages 90-95, Anaheim, CA, June 12-15 1988.

[1140]

S. Goel, M. A. Elgamel, M. A. Bayoumi, and Y. Hanafy. Design methodologies for high-performance noise-tolerant XOR-XNOR circuits. IEEE Transactions on Circuits and Systems, 53(4):867-878, April 2006.

[1141]

M. Goel and N. R. Shanbhag. Low-power adaptive filter architectures via strength reduction. In International Symposium on Low Power Electronics and Design, pages 217-220, Monterey, CA, August 12-14 1996.

[1142]

M. Goel and N. R. Shanbhag. Dynamic algorithm transformations (DAT) for low-power adaptive signal processing. In 1997 International Symposium on Low Power Electronics and Design, pages 161-166, Monterey, CA, August 18-20 1997.

[1143]

M. Goel and N. R. Shanbhag. Dynamic algorithm transformations (DAT) - A systematic approach to low-power reconfigurable signal processing. IEEE Transactions on Very Large Scale Integration Systems (VLSI), 7(4):463-476, December 1999.

[1144]

A. Goel and S. Vrudhula. Statistical waveform and current source based standard cell models for accurate timing analysis. In ACM/IEEE 45th Design Automation Conference (DAC-08), pages 227-230, Anaheim, CA, June 8-13 2008.

[1145]

P. Goel. An implicit enumeration algorithm to generate tests for combinational logic circuits. IEEE Transactions on Computers, C-30(3):215-222, March 1981.

[1146]

I. C. Goknar, H. Kutuk, and S.-M. Kang. MOMCO: Method of moment components for passive model order reduction of RLCG interconnects. IEEE Transactions on Circuits and Systems, Part I: Fundamental Theory and Applications, 48(4):459-474, April 2001.

[1147]

E. I. Goldberg, T. Villa, R. K. Brayton, and A. L. Sangiovanni-Vincentelli. Theory and algorithms for face hypercube embedding. IEEE Transactions on Computer-Aided Design, 17(6):472-488, June 1998.

[1148]

E. I. Goldberg, L. P. Carloni, T. Villa, R. K. Brayton, and A. L. Sangiovanni-Vincentelli. Negative thinking in branch-and-bound: the case of unate covering. IEEE Transactions on Computer-Aided Design, 19(3):281-294, March 2000.

[1149]

A. V. Goldberg and R. E. Tarjan. A new approach to the maximum flow problem. In ACM Symposium on the Theory of Computing, pages 136-146, May 1986.

[1150]

L. Goldstein. Controllability/observability analysis of digital circuits. IEEE Transactions on Circuits and Systems, CAS-26(9):685-693, September 1979.

[1151]

S. C. Goldstein. The impact of the nanoscale on computing systems. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD-05), pages 655-661, San Jose, CA, November 6-10 2005.

[1152]

M. C. Golumbic and A. Mintz. Factoring logic functions using graph partitioning. In IEEE/ACM International Conference on Computer-Aided Design, pages 195-198, San Jose, CA, November 7-11 1999.

[1153]

W.-B. Gong and H. Yang. Rational approximants for some performance analysis problems. IEEE Transactions on Computers, 44(12):1394-1404, December 1995.

[1154]

R. Gonzalez and M. Horowitz. Energy dissipation in general purpose microprocessors. IEEE Journal of Solid-State Circuits, 31(9):1277-1284, September 1996.

[1155]

N. Gopal, D. P. Neikirk, and L. T. Pillage. Evaluating RC-interconnect using moment-matching approximations. In IEEE International Conference on Computer-Aided Design, pages 74-77, Santa Clara, CA, November 11-14 1991.

[1156]

N. Gopal, C. L. Ratzlaff, and L. T. Pillage. Constrained approximation of dominant time constant(s) in RC circuit delay models. 13th IMACS World Congress on Computation and Applied Mathematics, pages ?--?, July 22-26 1991.

[1157]

P. Gopalakrishnan, A. Odabasioglu, L. Pileggi, and S. Raje. An analysis of the wire-load model uncertainty problem. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 21(1):23-31, January 2002.

[1158]

B. Goplen and S. Sapatnekar. Efficient thermal placement of standard cells in 3d ics using a force directed approach. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 86-89, San Jose, CA, November 9-13 2003.

[1159]

C. Gordon, T. Blazeck, and R. Mittra. Time-domain simulation of multiconductor transmission lines with frequency-dependent losses. IEEE Transactions on Computer-Aided Design, 11(11):1372-1387, November 1992.

[1160]

W. Gosti, A. Narayan, R. K. Brayton, and A. L. Sangiovanni-Vincentelli. Wireplanning in logic synthesis. In IEEE/ACM International Conference on Computer-Aided Design, pages 26-33, San Jose, CA, November 8-12 1998.

[1161]

E. Goto, K. Murata, K. Nakazawa, K. Nakagawa, T. Moto-Oka, Y. Matsuoka, Y. Ishibashi, H. Ishida, T. Soma, and E. Wada. Esaki diode high-speed logical circuits. IRE Transactions on Electronic Computers, pages 25-29, March 1960.

[1162]

E. Gourdin, P. Hansen, and B. Jaumard. Finding maximum likelihood estimators for the three-parameter weibull distribution. Journal of Global Optimization, 5:373-397, 1994.

[1163]

M. K. Gowan, L. L. Biro, and D. B. Jackson. Power considerations in the design of the alpha 21264 microprocessor. In IEEE/ACM 35th Design Automation Conference, pages 726-731, San Francisco, CA, June 15-19 1998.

[1164]

H. E. Graeb, C. U. Wieser, and K. J. Antreich. Improved methods for worst-case analysis and optimization incorporating operating tolerances. In 30th ACM/IEEE Design Automation Conference, pages 142-147, Dallas, TX, June 14-18 1993.

[1165]

C. Grecu, P. P. Pande, A. Ivanov, and R. Saleh. A scalable communication-centric soc interconnect architecture. In IEEE International Symposium on Quality Electronic Design (ISQED), pages 343-350, San Jose, CA, March 22-24 2004.

[1166]

J. Gregg and T.-W. Chen. Post silicon power/performance optimization in the presence of process variations using individual well adaptive body biasing (IWABB). In IEEE International Symposium on Quality Electronic Design (ISQED), pages 453-458, San Jose, CA, March 22-24 2004.

[1167]

R. Griffith and M. Nakhla. A new high-order absolutely-stable explicit numerical integration algorithm for the time-domain simulation of nonlinear circuits. In IEEE/ACM International Conference on Computer-Aided Design, pages 276-280, San Jose, CA, November 9-13 1997.

[1168]

S. Grivet-Talocia. Passivity enforcement via perturbation of hamiltonian matrices. IEEE Transactions on Circuits and Systems, 51(9):1755-1769, September 2004.

[1169]

E. Grochowski, D. Ayers, and V. Tiwari. Microarchitectural di/dt control. IEEE Design & Test of Computers, pages 40-47, May-June 2003.

[1170]

J. Grodstein, E. Lehman, H. Harkness, B. Grundmann, and Y. Watanabe. A delay model for logic synthesis of continuously-sized networks. In IEEE/ACM International Conference on Computer-Aided Design, pages 458-462, San Jose, CA, November 5-9 1995.

[1171]

P. D. Gross, R. Arunachalam, K. Rajagopal, and L. T. Pileggi. Determination of worst-case aggressor alignment for delay calculation. In IEEE/ACM International Conference on Computer-Aided Design, pages 212-219, San Jose, CA, November 8-12 1998.

[1172]

E. Grossar, J. Croon, M. Stucchi, W. Dehaene, and K. Maex. A yield-aware modeling methodology for nano-scaled SRAM designs. In IEEE 2005 International Conference on Integrated Circuit Design and Technology (ICICDT), pages 33-36, Austin, TX, May 9 - 11 2005.

[1173]

M. J. Grote and T. Huckle. Parallel preconditioning with sparse approximate inverses. SIAM Journal on Scientific Computing, 18(3):838-853, May 1997.

[1174]

T. Grund, P. Christie, and M. D. Butala. Web-based tools for system-level interconnect prediction. In Workshop on System-Level Interconnect Prediction, Monterey, CA, April 10-11 1999.

[1175]

W. J. Grundmann, D. Dobberpuhl, R. L. Allmon, and N. L. Rethman. Designing high performance CMOS microprocessors using full custom techniques. In 34th Design Automation Conference, pages 722-727, Anaheim, CA, June 9-13 1997.

[1176]

J. Gu, J. Keane, and C. Kim. Modeling and analysis of leakage induced damping effect in low voltage lsis. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 382-387, Tegernsee, Germany, October 4-6 2006.

[1177]

J. Gu, H. Eom, and C.-H. Kim. Sleep transistor sizing and control for resonant supply noise damping. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 80-85, Portland, Oregon, August 27-29 2007.

[1178]

J. Gu, S. S. Sapatnekar, and C. Kim. Width-dependent statistical leakage modeling for random dopant induced threshold voltage shift. In ACM/IEEE 44th Design Automation Conference (DAC-07), pages 87-92, San Diego, CA, June 4-8 2007.

[1179]

J. Gu, J. Keane, S. Sapatnekar, and C. H. Kim. Statistical leakage estimation of double gate finfet devices considering the width quantization property. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16(2):206-209, February 2008.

[1180]

J. Gu, R. Harjani, and C. H. Kim. Design and implementation of active decoupling capacitor circuits for power supply regulation in digital ics. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 17(2):292-301, February 2009.

[1181]

J. Gu, J. Keane, and C.-H. Kim. Modeling, analysis and application of leakage induced damping effect of power supply integrity. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 17(1):128-136, January 2009.

[1182]

Y. Gu and S. Chakraborty. Control theory-based DVS for interactive 3d games. In ACM/IEEE 45th Design Automation Conference (DAC-08), pages 740-745, Anaheim, CA, June 8-13 2008.

[1183]

R. X. Gu and M. I. Elmasry. Power dissipation analysis and optimization of deep submicron CMOS digital circuits. IEEE Journal of Solid-State Circuits, 31(5):707-713, May 1996.

[1184]

J. Gu and C.-H. Kim. Multi-story power delivery for supply noise reduction and low voltage operation. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 192-197, San Diego, CA, August 8-10 2005.

[1185]

C. Gu and J. Roychowdhury. Model reduction via projection onto nonlinear manifolds, with applications to analog circuits and biochemical systems. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 85-92, San Jose, CA, November 10-13 2008.

[1186]

S.-U. Guan, S. Zhang, and M. T. Quieta. 2-D CA variation with asymmetric neighborship for pseudorandom number generation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(3):378-388, March 2004.

[1187]

C. Guardiani, A. Macii, E. Macii, M. Poncino, M. Rossello, R. Scarsi, C. Silvano, and R. Zafalon. RTL power estimation in an industrial design flow. In IEEE Alessandro Volta Memorial Workshop on Low-Power Design, pages 91-96, Como, Italy, March 4-5 1999.

[1188]

C. Guardiani, S. Saxena, P. McNamara, P. Schumaker, and D. Coder. An assymptotically constant, linearly bounded methodology for the statistical simulation of analog circuits including component mismatch effects. In Design Automation Conference, pages 15-18, Los Angeles, CA, June 5-9 2000.

[1189]

C. Guardiani, M. Bertoletti, N. Dragone, M. Malcotti, and P. McNamara. An effective DFM strategy requires accurate process and IP pre-characterization. In ACM/IEEE 42nd Design Automation Conference (DAC-05), pages 760-761, Anaheim, CA, June 13-17 2005.

[1190]

N. Guilar, A. Chen, T. Kleeburg, and R. Amirtharajah. Integrated solar energy harvesting and storage. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 20-24, Tegernsee, Germany, October 4-6 2006.

[1191]

R. S. Guindi, R. C. Kordasiewicz, and F. N. Najm. Optimization technique for FB/TB assignment in PD-SOI digital CMOS circuits. In The First Annual Northeast Workshop on Circuits and Systems (NEWCAS-03), pages 157-160, Montreal, Quebec, June 17-20 2003.

[1192]

R. S. Guindi and F. N. Najm. Design techniques for gate-leakage reduction in CMOS circuits. In IEEE International Symposium on Quality Electronic Design (ISQED), pages 61-65, San Jose, CA, March 24-26 2003.

[1193]

K. Gulati, N. Jayakumar, and S. P. Khatri. An algebraic decision diagram (ADD) based technique to find leakage histograms of combinational designs. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 111-114, San Diego, CA, August 8-10 2005.

[1194]

R. Guo, S. M. Reddy, and I. Pomeranz. PROPTEST: a property-based test generator for synchronous sequential circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(8):1080-1091, August 2003.

[1195]

W. Guo, Y. Zhong, and T. Burd. Context-sensitive static transistor-level IR analysis. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 797-803, San Jose, CA, November 10-13 2008.

[1196]

R. Gupta, B. Krauter, B. Tutuianu, J. Willis, and L. T. Pileggi. The elmore delay as a bound for RC trees with generalized input signals. In 32nd Design Automation Conference, pages 364-369, San Francisco, CA, June 12-16 1995.

[1197]

R. Gupta, B. Tutuianu, and L. T. Pileggi. The elmore delay as a bound for RC trees with generalized input signals. IEEE Transactions on Computer-Aided Design, 16(1):95-104, January 1997.

[1198]

R. Gupta, J. Willis, and L. T. Pileggi. Analytic termination metrics for pin-to-pin lossy transmission lines with nonlinear drivers. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 6(3):457-463, September 1998.

[1199]

P. Gupta, L. Zhong, and N. K. Jha. A high-level interconnect power model for design space exploration. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 551-558, San Jose, CA, November 9-13 2003.

[1200]

P. Gupta, A. B. Kahng, P. Sharma, and D. Sylvester. Selective gate-length biasing for cost-effective runtime leakage control. In ACM/IEEE 41st Design Automation Conference (DAC-04), pages 327-330, San Diego, CA, June 7-11 2004.

[1201]

P. Gupta, A. B. Kahng, Y. Kim, and D. Sylvester. Self-compensating design for focus variation. In ACM/IEEE 42nd Design Automation Conference (DAC-05), pages 365-368, Anaheim, CA, June 13-17 2005.

[1202]

P. Gupta, A. B. Kahng, P. Sharma, and D. Sylvester. Gate-length biasing for runtime-leakage control. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(8):1475-1485, August 2006.

[1203]

M. S. Gupta, J. L. Oatley, R. Joseph, G.-Y. Wei, and D. M. Brooks. Understanding voltage variations in chip multiprocessors using a distributed power-delivery network. Design, Automation and Test in Europe (DATE-07), pages 624-629, April 16-20 2007.

[1204]

P. Gupta, A. B. Kahng, Y. Kim, and D. Sylvester. Self-compensating design for reduction of timing and leakage sensitivity to systematic pattern-dependent variation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 26(9):1614-1624, September 2007.

[1205]

P. Gupta and F.-L. Heng. Toward a systematic-variation aware timing methodology. In ACM/IEEE 41st Design Automation Conference (DAC-04), pages 321-326, San Diego, CA, June 7-11 2004.

[1206]

P. Gupta and A. B. Kahng. Manufacturing-aware physical design. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 681-687, San Jose, CA, November 9-13 2003.

[1207]

P. Gupta and A. B. Kahng. Quantifying error in dynamic power estimation of CMOS circuits. In IEEE International Symposium on Quality Electronic Design (ISQED), pages 273-278, San Jose, CA, March 24-26 2003.

[1208]

P. Gupta and A. B. Kahng. Bounded-lifetime integrated circuits. In ACM/IEEE 45th Design Automation Conference (DAC-08), pages 347-348, Anaheim, CA, June 8-13 2008.

[1209]

S. Gupta and S. Katkoori. Intrabus crosstalk estimation using word-level statistics. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(3):469-478, March 2005.

[1210]

S. Gupta and F. N. Najm. Power macromodeling for high level power estimation. In 34th Design Automation Conference, pages 365-370, Anaheim, CA, June 9-13 1997.

[1211]

S. Gupta and F. N. Najm. Analytical model for high level power modeling of combinational and sequential circuits. In IEEE Alessandro Volta Memorial Workshop on Low-Power Design, pages 164-172, Como, Italy, March 4-5 1999.

[1212]

S. Gupta and F. N. Najm. Energy-per-cycle estimation at RTL. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 121-126, San Diego, CA, August 16-17 1999.

[1213]

S. Gupta and F. N. Najm. Power macro-models for DSP blocks with application to high-level synthesis. In ACM/IEEE International Symposium on Low Power Electronics and Design, pages 103-105, San Diego, CA, August 16-17 1999.

[1214]

S. Gupta and F. N. Najm. Analytical models for RTL power estimation of combinational and sequential circuits. IEEE Transactions on Computer-Aided Design, 19(7):808-814, July 2000.

[1215]

S. Gupta and F. N. Najm. Power modeling for high-level power estimation. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 8(1):18-29, February 2000.

[1216]

S. Gupta and F. N. Najm. Energy and peak-current per-cycle estimation at RTL. IEEE Transactions on Very Large Scale Intergration (VLSI) Systems, 11(4):525-537, August 2003.

[1217]

M. R. Guthaus, N. Venkateswaran, C. Visweswariah, and V. Zolotov. Gate sizing using incremental parameterized statistical timing analysis. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD-05), pages 1029-1036, San Jose, CA, November 6-10 2005.

[1218]

W. E. Guthrie, M. Pedram, W. Dai, R. Chadha, J. Cong, C. X. Huang, A. Devgan, T. Mozdzen, and A. Yang. Panel: Noise and signal integrity in deep submicron design. In 34th Design Automation Conference, pages 720-721, Anaheim, CA, June 9-13 1997.

[1219]

H. Gutierrez-Pulido, V. Aguirre-Torres, and J. A. Christen. A practical method for obtaining prior distributions in reliability. IEEE Transactions on Reliability, 54(2):262-269, June 2005.

[1220]

K. h. Chang, I. L. Markov, and V. Bertacco. Automating post-silicon debugging and repair. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 91-98, San Jose, CA, November 5-8 2007.

[1221]

M. Ha, K. Srinivasan, and M. Swaminathan. Chip-package co-simulation with multiscale structures. In IEEE Conference on Electrical Performance of Electronic Packaging (EPEP), pages 339-342, San Jose, CA, October 27-29 2008.

[1222]

H. Habal, K. Mayaram, and T. S. Fiez. Accurate and efficient simulation of synchronous digital switching noise in systems on a chip. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 13(3):330-338, March 2005.

[1223]

G. D. Hachtel, M. Hermida, A. Pardo, M. Poncino, and F. Somenzi. Re-encoding sequential circuits to reduce power dissipation. In IEEE/ACM International Conference on Computer-Aided Design, pages 70-73, San Jose, CA, November 6-10 1994.

[1224]

G. D. Hachtel, E. Macii, A. Pardo, and F. Somenzi. Probabilistic analysis of large finite state machines. In 31st ACM/IEEE Design Automation Conference, pages 270-275, San Diego, CA, June 6-10 1994.

[1225]

G. D. Hachtel, E. Macii, A. Pardo, and F. Somenzi. Symbolic algorithms to calculate steady-state probabilities of a finite state machine. In European Design Automation Conference, pages 214-218, Paris, France, February 1994.

[1226]

G. D. Hachtel, M. H. De La Rica, A. Pardo, M. Poncino, and F. Somenzi. Re-encoding sequential circuits to reduce power dissipation. In ACM/IEEE 1994 International Workshop on Low Power Design, pages 69-74, Napa, CA, April 24-27 1994.

[1227]

G. D. Hachtel, E. Macii, A. Pardo, and F. Somenzi. Markovian analysis of large finite state machines. IEEE Transactions on Computer-Aided Design, 15(12):1479-1493, December 1996.

[1228]

G. D. Hachtel and R. A. Rohrer. Techniques for the optimal design and synthesis of switching circuits. In Proceedings of the IEEE, pages 1864-1877, November 1967. Published as Proceedings of the IEEE, volume 55, number 11.

[1229]

G. Hadjiyiannis and S. Devadas. Techniques for accurate performance evaluation in architecture exploration. IEEE Transactions on Very Large Scale Intergration (VLSI) Systems, 11(4):601-615, August 2003.

[1230]

W. Haensch. Why should we do 3d integration? In ACM/IEEE 45th Design Automation Conference (DAC-08), pages 674-675, Anaheim, CA, June 8-13 2008.

[1231]

M. Hafed, M. Oulmane, and N. C. Rumin. Delay and current estimation in a CMOS inverter with an RC load. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(1):80-89, January 2001.

[1232]

F. B. Hagedorn and P. M. Hall. Right-angle bends in thin strip conductors. Journal of Applied Physics, 34(1):128-133, January 1963.

[1233]

L. Hagen and A. Kahng. Fast spectral methods for ratio cut partitioning and clustering. In IEEE International Conference on Computer-Aided Design, pages 10-13, Santa Clara, CA, November 11-14 1991.

[1234]

K. Haghdad and M. Anis. Design-specific optimization considering supply and threshold voltage variations. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 27(10):1891-1901, October 2008.

[1235]

I. N. Hajj, V. B. Rao, R. Iimura, H. Cha, and R. Burch. A system for electromigration analysis in VLSI metal patterns. In IEEE Custom Integrated Circuits Conference, pages 4.4.1-4.4.4, 1991.

[1236]

I. N. Hajj and F. N. Najm. Test generation for physical faults in MOS VLSI circuits. In IEEE Comp-Euro Conference, pages 386-389, Hamburg, West Germany, May 11-15 1987.

[1237]

I. N. Hajj and D. G. Saab. Fault modeling and logic simulation of MOS VLSI circuits based on logic expression extraction. In IEEE International Conference on Computer-Aided Design, pages 99-100, Santa Clara, CA, September 1983.

[1238]

I. N. Hajj and D. G. Saab. Symbolic logic simulation of MOS circuits. In IEEE International Symposium on Circuits and Systems, pages 246-249, Newport Beach, CA, May 1983.

[1239]

I. N. Hajj and D. Saab. On the functional logic representation of digital transistor circuits. In IEEE International Symposium on Circuits and Systems, pages 1281-1284, Kyoto, Japan, 1985.

[1240]

I. N. Hajj and D. G. Saab. On the functional logic representation of digital transistor circuits. In IEEE International Symposium on Circuits and Systems, pages 1281-1284, Kyoto, Japan, 1985.

[1241]

I. N. Hajj and D. Saab. Switch-level logic simulation of digital bipolar circuits. IEEE Transactions on Computer-Aided Design, CAD-6(2):251-258, March 1987.

[1242]

I. N. Hajj. A path algebra for switch-level simulation. In IEEE International Conference on Computer-Aided Design, pages 153-155, Santa Clara, CA, Nov. 18-21 1985.

[1243]

I. N. Hajj. An algebra for labeled weighted graphs. private communication, 1986.

[1244]

I. N. Hajj. An algebra for switch-level simulation. In IEEE International Conference on Computer-Aided Design (ICCAD), pages 488-491, Santa Clara, CA, November 11-15 1990.

[1245]

A. Hajjar, T. Chen, I. M