

# Design and implementation of three-valued logic systems with m.o.s. integrated circuits

H.T. Mouftah, M.Sc., Ph.D., P.Eng., Mem.I.E.E.E., and Prof. K.C. Smith, M.A.Sc., Ph.D., P.Eng., Fel.I.E.E.E.

*Indexing terms:* Integrated circuits, Logic

**Abstract:** A method of design of three-valued logic circuits which reduces the need for complementary pairs of m.o.s. integrated circuits is presented. Circuits of basic ternary operators (inverters, NAND and NOR) are utilising single m.o.s. transistors. Based on these ternary operators it is possible to design simpler and cheaper three-valued logic systems. As examples, the construction of the  $J_k$  arithmetic circuit and the  $T$ -gate are described.

## 1 Introduction

Recently, the complementary metal-oxide semiconductor family of integrated circuits (c.m.o.s.) has been used by several authors in the realisation of three-valued logic circuits.<sup>1-8</sup> In all previous designs authors have used complementary pairs of  $p$  and  $n$  channel transistors in some symmetrical fashion to get the three different logic levels. In most cases, this has introduced some redundancy and complexity in the circuits. A systematic method of designing three-valued logic systems using m.o.s. transistors, not necessarily in complementary pairs, is presented. The new design reduces complexity and cost, and shows better performance.

## 2 Methodology

The ternary inverter of Fig. 1<sup>1,2</sup> has proven to be the simplest ternary functional block that has been proposed. The circuit is composed of one  $p$ -channel and one  $n$ -channel enhancement-type m.o.s. transistor and two resistors. In one practical version, the source of the  $p$ -channel transistor is connected to a +4 V power supply and the source of the  $n$ -channel is connected to -4 V. The drains of the two channels are connected to each other by means of two equal resistors,  $R_1$  and  $R_2$ . The point  $D$  shown on the Figure represents the output of the simple ternary inverter (s.t.i.). When only the  $p$ -channel device conducts,  $D$  is at a high level (+4 V). When the  $n$ -channel device alone conducts,  $D$  is at a low level (-4 V). When both conduct,  $D$  is at an intermediate level (0 V). Following one of many possible conventions we shall label the lower, middle and upper levels, logic 0, 1 and 2 respectively. Thus the output at  $D$  is defined by

$$\overline{x^1} = 2 - x \quad (1)$$

On the same Figure, point  $A$  represents the output of the positive ternary inverter (p.t.i.) and point  $B$  the output of the negative one (n.t.i.). These inverters are defined later in the text.


From the Figure it is clear that the circuit is composed of two distinct binary parts. The first part, namely the  $p$ -channel transistor, performs the positive logic function of the unit. It provides the positive logic level (level 2)

when it is activated. The second binary part of the circuit, namely the  $n$ -channel transistor, provides the negative logic level (level 0) when it is activated, performing the negative logic function of the unit.

## 3 Implementation

Following this reasoning, one can split the circuit of Fig. 1 into two separate circuits as shown in Fig. 2a and b. The circuit of Fig. 2a in fact realises the function of a positive ternary inverter which is defined by

$$\overline{x^2} = \begin{cases} 2 & \text{if } x \neq 2 \\ 0 & \text{if } x = 2 \end{cases} \quad (2)$$



**Fig. 1** C.M.O.S. ternary inverter

$R_1 = R_2 = 12 \text{ k}\Omega$   
 A: output of p.t.i.  
 B: output of n.t.i.  
 D: output of s.t.i.

Paper 822G, first received 21st February, and in revised form 29th May 1980

Dr. Mouftah is with the Dept. of Electrical Engineering, Queens University, Kingston, Ontario, Canada. Prof. Smith is with the Dept. of Electrical Engineering, University of Toronto, Toronto, Ontario, Canada

The output of the inverter is taken from the drain of a *p*-channel transistor that is also connected to the negative power supply through resistor *R*. The switch (*p*-channel) is closed if its gate *x* takes the value 0 or 1, fixing the output at the voltage of its source, +4 V (level 2). The output goes low (level 0) when the gate is placed at level 2, opening the switch. It is clear that the number of elements realising the p.t.i. circuit of Fig. 2*a* is half of that of Fig. 1, thus indicating a direction for reducing the cost of ternary logic circuit implementations.

Fig. 2*b* shows the realisation of an n.t.i. circuit with a single *n*-channel transistor and a single resistor. The function of the n.t.i. is defined by

$$\overline{x^0} = \begin{cases} 2 & \text{if } x = 0 \\ 0 & \text{if } x \neq 0 \end{cases} \quad (3)$$

The output goes low (level 0) when the input is at level 1 or 2, that is when the switch (*n*-channel) is closed. The switch will be open only when its gate takes the value of 0, making the output go high (level 2). Again it is clear that the number of elements realising the n.t.i. circuit of Fig. 2*b* is always half of that of Fig. 1.

A ternary NOR (TNOR) circuit was also presented previously.<sup>1,2</sup> The two-input TNOR circuit is composed of two *p*-channel m.o.s. transistors connected in series and two *n*-channel m.o.s. transistors connected in parallel. The two *p*-channels are connected to the two *n*-channels by means of two resistors *R*<sub>1</sub> and *R*<sub>2</sub> exactly in the same way as the ternary inverter shown in Fig. 1. Similar to the ternary inverter, three outputs are also provided for realising the functions of the simple TNOR, the positive TNOR and the negative TNOR which are defined as

$$\overline{(xVy)^i} = \{\max(x, y)\}^i \quad (4)$$

where *i* = 1 for the simple TNOR, 2 for the positive TNOR, and 0 for the negative TNOR.

By following the same technique adopted above, the TNOR circuit could also be split into two separate circuits, one for the positive TNOR (Fig. 3*a*) and one for the negative TNOR (Fig. 3*b*). The positive TNOR is composed of two *p*-channels and a resistor connected in series as shown in Fig. 3*a*. The output *Z* produces the positive inversion of the maximum value of the two inputs. The




Fig. 2 Non-complementary m.o.s. ternary inverters

*R* = 25 kΩ  
*a* p.t.i.  
*b* n.t.i.

negative TNOR is composed of two parallel *n*-channels connected to a resistor as shown in Fig. 3*b*. In this case the output produces the negative inversion of the maximum value of the two inputs.

The same idea is applied also to the ternary NAND (TNAND) circuit<sup>1,2</sup> which is a complement of the TNOR circuit in its construction. The simple TNAND, the positive TNAND and the negative TNAND which result are defined as

$$\overline{(x\wedge y)^i} = \{\min(x, y)\}^i \quad (5)$$

where *i* = 1 for the simple TNAND, 2 for the positive TNAND, and 0 for the negative TNAND.

As above, by dividing the TNAND circuit into two separate circuits, the two circuits of Fig. 4*a* and *b* can be obtained. The output of the positive TNAND (Fig. 4*a*) produces the positive inversion of the minimum value of the two inputs. The output of the negative TNAND (Fig. 4*b*) produces the negative inversion of the minimum value of the two inputs.

It is obvious that the above TNOR and TNAND circuits




Fig. 3 Ternary NOR circuit

*R* = 25 kΩ  
*a* Positive TNOR  
*b* Negative TNOR




Fig. 4 Ternary NAND circuit

*R* = 25 kΩ  
*a* Positive TNAND  
*b* Negative TNAND

could have additional inputs beyond the two shown in the Figures.

#### 4 Design application

Based on the ternary operator circuitry described above, it is possible to design simpler and cheaper three-valued logic systems. Examples given are for the  $J_k$  arithmetic circuit and the three-valued  $T$ -gate.

The  $J_k(x)$  function<sup>9</sup> is defined by

$$J_k(x) = \begin{cases} 2 & \text{if } x = k \\ 0 & \text{if } x \neq k \end{cases} \quad (6)$$

where  $k$  can take the values of 0, 1 or 2.

The  $J_k$  arithmetic circuit is composed of two n.t.i., one p.t.i. and one negative TNOR connected as shown in Fig. 5. The three  $J_k(x)$  functions realised are based on the following relationships:

$$J_0(x) = \overline{x^0} \quad (7)$$

$$J_2(x) = \overline{x^{2^0}} \quad (8)$$

$$J_1(x) = \overline{\{J_0(x) \vee J_2(x)\}^0} \quad (9)$$

The block diagram of the  $J_k$  arithmetic circuit is shown in Fig. 5a while its schematic diagram is given in Fig. 5b.

The design of the  $T$ -gate circuit is based essentially on the  $J_k$  arithmetic circuit described above. The function of the  $T$ -gate<sup>10</sup> is defined by

$$T(y_1, y_2, y_3; x) = y_i \quad (10)$$

where  $i$  will be equal 1 if  $x$  takes the value of 0, 2 if  $x$  is 1 and 3 if  $x$  is 2.




Fig. 5  $J_k$  arithmetic circuit

a Block diagram  
b Schematic

The block diagram of the  $T$ -gate is shown in Fig. 6. It is composed of a  $J_k$  arithmetic circuit and three ternary switches (t.s.). Each t.s. consists of one  $p$ -channel and one  $n$ -channel transistor. The source of the  $p$ -channel is connected to the drain of the  $n$ -channel and vice versa. A control signal  $V_c$  is required for proper switch operation. This signal controls the  $n$ -channel directly and the  $p$ -channel is controlled by  $\overline{V_c^1}$ . Both channels are biased on or off simultaneously by the control signal  $V_c$ . When  $V_c$  is equal to the high level (+4 V) the switch will be on, and when  $V_c$  is equal to the low level (-4 V) the switch will be off. The  $J_0, J_1$  and  $J_2$  signals are connected to  $V_c$  of the t.s. that has input  $y_1, y_2$  and  $y_3$ , respectively.

The value of  $x$  determines which of the three t.s.s will be on and, eventually, which signal ( $y_1, y_2$  or  $y_3$ ) will be displayed at the output.

Finally it should be noted that, for all circuits, all  $p$ -channel substrates are connected to the positive power supply (+4 V) while all  $n$ -channel substrates are connected to the negative power supply (-4 V). All circuits presented have been realised with the commercially available MC14007 and MC14016 CMOS integrated circuits.

#### 5 Conclusions

The use of non-complementary pairs of  $p$ -channel and  $n$ -channel m.o.s. devices in the implementation of three-valued logic circuits has been presented. This method of design reduces complexity and cost of previously reported c.m.o.s. ternary circuits by a factor of 50%. Based on the design of ternary inverters, NAND and NOR circuits presented, it is possible to configure complete three-valued arithmetic logic units which are more economical than has been previously demonstrated.

#### 6 References

- 1 MOUFTAH, H.T., and JORDAN, I.B.: 'Integrated circuits for ternary logic', Proceedings of the 1974 International Symposium on multiple-valued logic, May 1974, pp. 285-302
- 2 MOUFTAH, H.T., and JORDAN, I.B.: 'Design of ternary COS/MOS memory and sequential circuits', *IEEE Trans.*, 1977, C-26, pp. 281-288
- 3 MOUFTAH, H.T.: 'A study on the implementation of three-valued logic', Proceedings of the Sixth International Symposium on multiple-valued logic, May 1976, pp. 123-126
- 4 HUERTAS, J.L., ACHA, J.I., and CARMONA, J.M.: 'Design and implementation of tristables using CMOS integrated circuits', *IEE J. Electron. Circuits and Syst.*, 1977, 1, (3), pp. 88-94
- 5 MOUFTAH, H.T.: 'Design and implementation of tristables using CMOS integrated circuits', *ibid.*, 1978, 2, (2), pp. 61-62
- 6 MOUFTAH, H.T., and SMITH, K.C.: 'Three-valued CMOS cycling gates', *Electron. Lett.* 1978, 14, pp. 36-37




Fig. 6  $T$ -gate block diagram

- 7 CARMONA, J.M., HUERTAS, J.L., and ACHA, J.I.: 'Realisation of three-valued CMOS cycling gates', *ibid.*, 1978, 14, pp. 288-290
- 8 KOANANTAKOOL, H.T.: 'Implementation of ternary identity cell using CMOS integrated circuits', *ibid.*, 1978, 14, pp. 462-464
- 9 ROSSER, J.B., and TURQUETTE, A.R.: 'Many-valued logics' (North-Holland Publishing Co., Amsterdam, 1952)
- 10 LEE, C.Y., and CHEN, W.H.: 'Several-valued combinational

switching circuits', *Trans. Amer. Inst. Elect. Engrs.*, 1956, 75, pp. 278-283

- 11 PUGH, A.: 'Application of binary devices and Boolean algebra to the realisation of 3-valued logic circuits', *Proc. IEE*, 1967, 114, (3), pp. 335-338
- 12 ETIEMBLE, D., and ISRAEL, M.: 'Implementation of ternary circuits with binary integrated circuits', *IEEE Trans.*, 1977, C-26, pp. 1222-1233



**H.T. Mouftah** received the B.Sc. degree in Electrical Engineering, and the M.Sc. degree in Computer Science from the University of Alexandria, Alexandria, Egypt, in 1969 and 1972, respectively; and the Ph.D. degree in Electrical Engineering from Laval University, Quebec, Canada, in 1975.

From 1969 to 1972 he was employed as an instructor by the Department of Computer Science and Automatic Control, University of Alexandria and as a research and teaching assistant by Laval University from 1973 to 1975. He joined the Department of Electrical Engineering, University of Toronto research team in digital systems and multiple-valued logic as a Postdoctoral Fellow for one year (1975-76). He worked as a senior engineer and then as a chief engineer with Adaptive Microelectronics Ltd., project related to microprocessor-based energy management systems. From 1977 to 1979 he worked with the Data System Planning Department at Bell-Northern Research, Ottawa on several projects related to computer communication networks and the office and the home of the future. In 1979 he joined the Department of Electrical Engineering, Queen's University at Kingston, Ontario, Canada, where he is presently an Assistant Professor. He holds a number of patents and published a large number of technical articles in the area of digital systems, multiple-valued logic and computer communications. In addition, his research interests include microcomputer design and applications and distributed processing.

Dr. Mouftah is a member of the IEEE and the Association of Professional Engineers of Ontario.



**Kenneth C. Smith** was born in Toronto, Ontario, Canada on 8th May 1932. He received the B.A.Sc. degree in Engineering Physics in 1954, the M.A.Sc. degree in Electrical Engineering in 1956, and the Ph.D. degree in Physics in 1960, all from the University of Toronto, Toronto, Canada.

From 1954 to 1955 he served with Canadian National Telegraphs as a transmission engineer. In 1956 he joined the Computation Centre, University of Toronto, as a research engineer assigned to assist in the development of high-speed computers at the Digital Computer Laboratory, University of Illinois, Urbana. In 1960 he joined the staff of the Department of Electrical Engineering at the University of Toronto as an Assistant Professor. In 1961 he returned to the University of Illinois as Assistant Professor of Electrical Engineering where he became Chief Engineer of Illiac II and attained the rank of Associate Professor of Computer Science. In 1965 he returned to Toronto where he is Professor in both the Departments of Computer Science and Electrical Engineering. As Director from 1968 to 1976 and President from 1974 to 1976 of Electrical Engineering Consociates Limited, and presently as a consultant member, he has participated in development programs in a number of Canadian and US industries. He is currently on the board of directors of Matrix Publishers, Champaign, Illinois, Owl Instruments, Downsview, and Interex Computing Systems Ltd., Toronto. He is currently engaged in the design of digital and linear instrumentation systems.



**Yilmaz Tokad** was born in 1928 in Istanbul, Turkey. He received his M.S. in Electrical Engineering from the Technical University of Istanbul, and the Ph.D. degree from the Michigan State University, East Lansing, Michigan, USA, in 1952 and 1959, respectively. He was with the Turkish Post Office and then in 1955 he joined the Technical University of Istanbul.

From 1960 to 1969 he was with Michigan State University, becoming a full professor in 1976. In the Summer of 1965 he was with Bell Telephone Laboratories, North Andover, Mass. In 1967-68 he spent his sabbatical year at the Middle East Technical University, Ankara, Turkey. In 1969, while he was with Middle East Technical University, he assumed the responsibility of establishing the Electronics Research Department for Turkish Scientific and Technical Research Council. In 1972, when Marmara Research Institute had become operational in Gebze, Kocaeli, he moved to Istanbul. In 1974 he joined the Technical University of Istanbul and also continued to hold his position as a director of

Electronics Research Department at Marmara Research Institute. He has published a number of papers on network theory. He is the co-author of the book 'Analysis of discrete physical systems' (1967) and the author of the two volume book of 'Foundations of passive electrical network synthesis' (1972).



**Arif E. Sen** was born in 1951 in Canakkale, Turkey. He received the M.S. degree in Electrical Engineering from the Technical University of Istanbul, Istanbul, Turkey in 1973. From 1973 to 1974 he was with the Research Laboratory of the Turkish PTT, then in 1974 he joined the Department of Engineering and Architecture at Technical University of Istanbul. He received the Ph.D.

degree in Electrical Engineering from the Technical University of Istanbul in 1978. At present he is an assistant professor at the same university. His main research interests are network analysis, network synthesis and physical systems.