Slightly phase-shifted clock still okay

Early to late clock hold violation at B edge capturing A data

Late to early clock setup violation at A edge capturing B data