

175 GMACS/mW Charge-Mode Adiabatic Mixed-Signal Array Processor

Rafal Karakiewicz, Roman Genov
University of Toronto

Adeel Abbas
Johns Hopkins University

Gert Cauwenberghs
University of California San Diego

Abstract

An adiabatic charge-recycling mixed-signal array with integrated resonant clock generator delivers 175 GMACS (multiply-and-accumulates per second) throughput for every mW of power, a ten-fold improvement over the dynamic power incurred when resonant line drivers are replaced with CMOS drivers. The 3-T CID/DRAM cell provides non-destructive 1b-1b multiply accumulation, and integrated quantizers yield 8-bit outputs with ± 1 LSB worst-case mismatch. The 256×512 four-quadrant array is embedded in a processor for template-based face detection.

Keywords: adiabatic, charge-recycling, matrix-vector multiplication, pattern recognition, mixed-signal and charge-mode.

Introduction

Energy efficiency of embedded signal processors sets limits on their maximum computational throughput and minimum power dissipation. The dynamic power of conventional digital circuits can be minimized by optimizing logic design, clock frequencies, supply voltage and threshold voltage, particularly in subthreshold [1]. Adiabatic circuits recycle energy, reducing power dissipation further below fCV^2 . Adiabatic techniques have been successfully applied to certain types of circuits with large capacitive loads such as LCD drivers [2] and bus drivers [3]. Adiabatic microprocessors have also been reported [4, 5] and yield power gains of up to 7. We present an adiabatic charge-mode mixed-signal array processor for general purpose matrix operations delivering 175 GMACS computational throughput for every mW of power. This constitutes a 10-fold reduction in power dissipation in its resonant mode, compared to its already intrinsically low power when operating in static CMOS driver mode.

Architecture and Circuit Implementation

Fig. 1 depicts a simplified architecture of the array processor. The unit cell in the analog array combines a CID (charge injection device) computational element with a DRAM storage element. The cell stores one bit of a matrix element, performs a one-quadrant binary-binary multiplication and accumulates the result across cells in each row. An active charge transfer from M2 to M3 can only occur if there is non-zero charge stored, and if the potential on the gate of M3 rises above that of M2. The cell performs non-destructive computation since the transferred charge is sensed capacitively at the output. Once computation is performed the charge is shifted back into the DRAM cell. Capacitive coupling of all cells in a single row




Fig. 1. Array processor architecture (left), circuit diagram of CID computational cell with integrated DRAM storage (right, top), and charge transfer diagram for active write and compute operations (right, bottom). A 1-bit binary data example is shown.




Fig. 2. Resonant clock generator for adiabatic power supply.

into a single match line (ML) implements zero-latency analog accumulation along each row. An array of cells thus performs analog multiplication of a binary matrix with a binary vector. The analog output vector is quantized by row-parallel oversampling ADCs to provide convenient digital output. The architecture easily extends to multi-bit data processing [6].

The computing array dissipates power only due to switching compute lines (CL). When compute lines are pulsed with a rectangular digital waveform the power dissipation is equal to $fC_{array}V_{dd}^2$. We utilize the charge shifted in the CID/DRAM cell to perform adiabatic computing on the full array as schematically shown in Fig. 2. An off-chip inductor is connected through an energy recovery logic (ERL) driver [5] to the capacitance of all active compute lines, C_{array} . The inductor is tuned such that the LC tank resonates when half of compute lines are switching. Due to resonance, much of the circuit power is derived from the LC , not from the DC power supply. Due to resistive losses the tank is supplied with external energy by pulsing $pullHC$ at the resonant frequency. Fig. 3 shows the block diagram of the array with signal paths for store, refresh, compute and charge recycle functions marked. The input shift register supplies both data to be stored as well as input data.

