320-Channel Active Probe for High-Resolution Neuromonitoring and Responsive Neurostimulation

Ruslana Shulyzki, Student Member, IEEE, Karim Abdelhalim, Student Member, IEEE, Arezu Bagheri, Student Member, IEEE, M. Tariqus Salam, Member, IEEE, Carlos M. Florez, Jose Luis Perez Velazquez, Peter L. Carlen, and Roman Genov, Senior Member, IEEE

Abstract—We present a 320-channel active probe for high-spatial-resolution neuromonitoring and responsive neurostimulation. The probe comprises an integrated circuit (IC) cell array bonded to the back side of a pitch-matched microelectrode array. The IC enables up to 256-site neural recording and 64-site neural stimulation at the spatial resolution of 400 µm and 200 µm, respectively. It is suitable for direct integration with electrode arrays with the shank pitch of integer multiples of 200 µm. In the presented configuration, the IC is bonded with a 8 × 8 400 µm-pitch Utah electrode array (UEA) and up to additional 192 recording channels are used for peripheral neuromonitoring. The 0.35 µm CMOS circuit array has a total die size of 3.5 mm × 3.65 mm. Each stimulator channel employs a current memory for simultaneous multi-site neurostimulation, outputs 20 µA–250 µA square or arbitrary waveform current, occupies 0.02 mm², and dissipates 2.76 µW quiescent power. Each fully differential recording channel has two stages of amplification and filtering and an 8-bit single-slope ADC, occupies 0.035 mm², and consumes 51.9 µW. The neural probe has been experimentally validated in epileptic seizure propagation studies in a mouse hippocampal slice in vitro and in responsive neurostimulation for seizure suppression in an acute epilepsy rat model in vivo.

Index Terms—Brain, CMOS, extracellular recording, hippocampus, implantable, intractable epilepsy, multichannel neural recording, multichannel neural stimulation, neural amplifier, very large scale integration (VLSI).

I. INTRODUCTION

ADAPTIVE neural stimulators with closed-loop feedback are a promising new technology in neurology and neural engineering. It has been shown that applying a stimulus in response to a neural event can be useful in treating neurological disorders such as intractable epilepsy [1]. A system that acquires neural activity, processes the data and, upon detection of a certain neural behaviour, responds with a stimulus of a certain type, can be utilized in the treatment of such neurological disorders. Responsive electrical stimulation on 1 to 8 channels is already being evaluated for epilepsy treatment but with limited efficacy—less than 13% of patients are rendered seizure-free [2].

This drawback necessitates extensive studies on animal epilepsy models to improve our understanding of epilepsy and its treatment strategies. Massively-parallel bidirectional integrated neural interfaces have a potential to improve our understanding of neurological disorders such as intractable epilepsy, and meliorate therapy development. There is currently a need to monitor spatial propagation of neurophysiological indicators of a pathological brain state such as an epileptic seizure at a fine spatial resolution [3] and to deliver an optimum spatio-temporal neurostimulation pattern [4]. A compact implantable system that can perform both real-time neuromonitoring and neurostimulation makes such studies possible.

Fig. 1 shows the envisioned active probe for neuromonitoring and responsive neural stimulation for epilepsy treatment studies in rodent seizure models (e.g., guinea pigs, rats). The integrated circuit (chip) interfaces with the brain through two types of electrodes. Utah electrode array (UEA) is connected to (a total of 64) on-chip recording and stimulation channels and is implanted in the epileptogenic zone. Additional on-chip recording channels (up to 192) are connected to ECoG (electrocorticography) electrodes, implanted subdurally in adjacent regions for wider and sparser spatial monitoring. Intracranial EEG signals are monitored continuously at the UEA shank tips and on the ECoG electrodes. Stimulation is applied to the epileptogenic zone in response to a seizure onset detection.
Current-mode stimulation establishes a well-controlled current between a pair of electrodes. Current-mode stimulation offers direct control over the charge delivered to the tissue due to the linear relationship between charge and current. Currents in the range of 10 μA to 1 mA are sufficient to invoke a neural response [15]. Higher voltage compliance of current-mode neural stimulators allows the current driver to supply a wider range of currents to a given load. Maximizing the output impedance allows the current driver to maintain well-controlled current under variable load conditions. Current-mode neural stimulators often contain a digital-to-analog converter (DAC) to control the output current amplitude. Some designs use current-mode DACs as the output stage of the stimulator [12], [16], [17]; others use a voltage-mode DAC interfaced with a voltage-to-current converter circuit [18].

Safety is a major concern in the design of implantable neural stimulators. Adverse chemical reactions such as electrolysis, pH changes and tissue and electrode damage can occur whenever the tissue is exposed to prolonged DC currents, or if charge accumulation takes place in the tissue. It is essential to provide accurate control over the charge delivered and retracted, to and from the tissue, respectively. Various approaches for charge balancing have been used towards this goal as summarized in [19]. High accuracy and linearity of the current driver are thus important design considerations.

B. Neural Monitor Design Specifications

The amplitude of extracellular neural action potentials and LFPs (local field potentials) varies approximately between 20 μV and 500 μV, with abnormal neural signals (e.g., during a seizure) being as large as several millivolts [20], [21]. Action potentials and abnormal neural signals occupy the frequency band of 100 Hz–6 kHz (and by some estimates up to 10 kHz) and the amplitude of the signal is 50–500 μV [6]. The local field potentials (LFPs) have spectral content ranging from 0.1 Hz to 500 Hz [22] and their amplitude varies from hundreds of microvolts to several millivolts [23].

A neural recording channel should detect and amplify these low-amplitude signals, while keeping the input-referred noise of the channel below the background noise at the recording site, which is typically 5–10 μV [6]. Substrate noise, such as that due to the digital circuits on the same chip, can degrade the quality of the recorded signal. Also, 60 Hz noise from power lines and other types of common-mode noise have an adverse effect on the signal. A fully differential circuit architecture helps achieve a high common-mode rejection ratio (CMRR). DC offset and drift are common at the electrode site and can get as large as 1 V [6], [20]. An AC-coupled front-end circuit eliminates such phenomena.

C. Summary of Novel Contributions

The state of the art in the area of integrated neural interfaces design is presented throughout this paper where various components of neural interfaces are introduced, such as neural stimulator circuits in Section IV and neural recording circuits in Section V. A summary of the state of the art is given in Section VI (particularly Tables V, VI, and VII). Compared to the state of

The block diagram of the active probe is outlined in Fig. 2. It consists of the neural stimulators, the recording channels and the microelectrode array. An off-chip seizure detector closes the loop as needed for on-line seizure control studies in rodents. This paper extends upon the work presented in [5] and focuses on the system-level design and validation of the active probe in animal studies.

The rest of this paper is organized as follows. Section II presents neural recording and stimulation system design specifications and the existing bidirectional integrated neural interfaces. Section III describes the system architecture of the bidirectional active probe. Section IV presents the circuit implementation of the neural stimulator. Section V describes the recording channel with the in-channel ADC. Section VI contains the summary of the experimental characteristics of the active probe.

II. REVIEW OF INTEGRATED NEURAL INTERFACES

The high density of neurons in neurobiological tissue requires a large number of electrodes to obtain the most accurate representation of neural activity (e.g., to monitor spatial propagation of a seizure), and provide better control over the location of the stimulation sites [6]. When integrating a large number of recording and stimulation channels on a single chip, low power dissipation becomes a major constraint. Power density must be limited to 0.8 mW/mm² [7], [8] to prevent tissue damage (and to provide a longer battery life for implantable systems). Also, a small form factor is required to ensure minimal tissue damage and tissue displacement during implantation [9]. Intrinsic circuit noise is often traded for low power and high density of integration.

A. Neural Stimulator Design Specifications

Neural stimulation arrays have been developed for various applications such as for use in cochlear and retinal prostheses [10]–[12]. Neural stimulation is typically performed by one of the following two approaches.

Voltage-mode stimulation establishes current flow by controlling the voltage between two electrodes. Voltage-mode stimulation has the advantage of higher energy efficiency [13]. Its main drawback is the lack of control over the charge delivered to the tissue due to variability of the tissue impedance. Tissue impedance varies from a nominal value of 10 kΩ to as high as a few MΩ due to cellular reactions [14]. Also, as the electrode tissue interface has a capacitive component, the instantaneous current between electrodes is not well controlled.
the art, the presented design includes the following key novel contributions.

At the circuit level, a neurostimulator current driver is introduced that yields both accurate charge balancing and high packing density. This is achieved by employing an in-channel current-mode sample-and-hold circuit that eliminates non-linearity inherent to neurostimulators employing in-channel voltage-mode sample-and-hold circuits or DACs [18], and avoids excessive integration area needed for neurostimulators with in-channel current-mode DACs [16], as detailed in Section IV-C. High output impedance is achieved without a significant area penalty by time-multiplexed reuse of the sample-and-hold circuit OTA for regulating the cascaded output current source.

At the very large scale integration (VLSI) architecture level, a system-on-chip for adaptive neurostimulation is introduced. It includes both a large number of neural stimulation channels (256) and a large number of neural recording channels (64). The former is needed for studying electrophysiological activity propagation in the brain, such as that of epileptic seizures, on a fine spatial scale (e.g., so-called microdomains [3]). The latter is required for studying optimum spatio-temporal neurostimulation patterns for neuromodulation and neural control [4], in applications such as intractable epilepsy treatment. The truly simultaneous nature of multi-site neurostimulation and that of multi-site neural recording is also an important aspect of this design. The former eliminates unwanted parasitic currents due to timing mismatches as needed for accurate time-aligned spatial neurostimulation pattern generation. The latter enables time-lag-free spatial neural data monitoring (e.g., for subsequent timing-sensitive epileptic seizure detection based on site-to-site neural signal phase synchrony computation).

At the microsystem integration level, we present a small-form-factor active probe with an iridium-oxide-tipped Utah electrode array bonded directly onto a CMOS die. To our knowledge, this is the first such implementation of a bidirectional active probe—that is it has both neurostimulation and neuromonitoring capabilities, time-multiplexed through the same electrode array.

At the application level, we experimentally validate such an assembled microsystem in a seizure propagation study in a mouse epilepsy model in vitro, in order to locate the area where a seizure initiates. The neural signals are truly-simultaneously sampled with 400 μm spatial resolution. Also, we provide key experimental evidence that on-line closed-loop neurostimulation using the presented bidirectional integrated neural interface IC and a seizure-predicting computer-in-the-loop is effective in controlling seizures in a rat epilepsy model.

III. ACTIVE PROBE SYSTEM ARCHITECTURE AND INTEGRATION WITH UTAH ELECTRODE ARRAY

We present a 0.35 μm CMOS bidirectional neural recording and stimulation active probe with 64 current-mode neural stimulation channels, and 256 fully-differential neural recording channels, each with an in-channel ADC. The stimulation mode is programmable and the stimulator current driver can provide square or arbitrary waveforms by means of an analog memory. The memory in every stimulator allows for simultaneous stimulation on all active channels, which can not be achieved with conventional time multiplexing. The stimulators occupy only 0.02 mm² per channel. This is achieved by re-using the OTA in the stimulator in two different configurations, and sharing a single DAC (off-chip). These techniques also result in low quiescent power consumption of 2.76 μW per stimulator. The recording channel is fully differential, occupying an area of 0.035 mm² and consuming 51.9 μW. The sampling and quantization is performed simultaneously on all channels.

This design includes hybrid integration with a UEA with custom iridium oxide-coated tips, as needed for neural stimulation with a low electrode interface impedance. The Utah electrode array is bonded onto the integrated circuit (IC), as illustrated in Fig. 3(a), using a method reported by us in [24]. Fig. 3(b) shows the prototype fabricated in a standard 0.35 μm double-poly CMOS technology. The 3.5 mm × 3.65 mm die consists of an array of 16 × 16 neural recording channels organized on a 200 μm-pitch grid and interleaved with an array of 8 × 8 neural stimulator channels. Fig. 3(c) shows the closeup view of a tiled cell comprising one stimulator channel and four recording channels.

Bonding pads for the tissue I/O signals are also arranged on the same grid. Each bonding pad is connected to a recording channel input. One of every four pads is connected to a neural stimulator channel output. This results in a 400 μm pitch of stimulation electrodes. This pitch is chosen to match that of
the Utah electrode array (UEA) for direct bonding of the microelectrode array onto the CMOS die as shown in Fig. 3(d). The stimulation channels time-share 64 UEA shanks with 64 recording channels. The remaining 192 recording channels are available for connection to additional off-chip electrodes such as ECoG microgrids for greater spatial coverage of the brain cortex (Fig. 1) [25]. The integrated neural interface connects to a desktop computer-based seizure onset detector for analyzing intracranial EEG recordings in real time, which triggers the stimulators upon detection of a seizure.

IV. NEURAL STIMULATOR

A. Stimulator VLSI Architecture

Current-mode stimulation was chosen for the control it provides over the charge delivered to the tissue. The VLSI architecture of the neurostimulator is shown in Fig. 4. The choice of the stimulator architecture was dictated by the low area, low power, high output impedance and accurate charge balancing design constraints. A single current-mode DAC loads analog currents into up to 64 in-channel current-mode sample-and-hold circuits. The stimulators are individually addressable and any subset of them can be enabled or disabled. The output currents of enabled drivers are well-matched, as the same current-mode DAC is used to deliver the current being sampled. The enabled stimulators are also capable of truly simultaneous stimulation without time-multiplexing. Truly simultaneous multi-site neurostimulation enables precise control of spatial stimulation pattern timing, as needed to modulate an expected neural response. The incorporation of an analog memory (current-output sample-and-hold circuit) in each current driver has two additional benefits. First, it saves on area because the DAC can be placed outside of the cell and shared by all the channels. Second, simultaneous stimulation prevents unwanted current flow due to timing mismatches.

The neural stimulator output stage is designed to supply a monophasic, biphasic or arbitrary-waveform current to the tissue with impedance \( Z_L \). Monophasic stimulation applies a positive pulse with a certain amplitude and duration to the tissue. Biphasic stimulation applies a positive pulse followed by a negative pulse to the tissue such that the areas under the two pulses are equal, which ensures the charge applied to the tissue is refracted. Arbitrary-waveform neurostimulation is provided by storing the desired waveform in the form of an analog current samples sequences in the analog memory, one sample at a time, and delivering it over multiple cycles.

The neural stimulator can be configured in either monopolar or bipolar configuration. Monopolar stimulation is performed by a single active electrode and a reference electrode. Bipolar stimulation is performed by two active electrodes placed close to each other, as needed for local stimulation.

Fig. 5 illustrates the bipolar biphasic stimulation configuration. Each electrode site that is connected to a stimulator can be connected either to the current driver or a reference voltage. During the anodic phase, \( \phi_1 \) is high and the current is flowing from site \( A \) to site \( B \). During the cathodic phase, \( \phi_2 \) is high and current is flowing from site \( B \) to site \( A \). The amplitude and duration of the current pulses during the two phases need not be the same. However, the area under the anodic and cathodic phases of the current waveform should be equal in order to satisfy the charge balance requirement. The stimulator is fully programmable and the amplitude and duration of each pulse can be set independently. The voltage transitions on the electrodes during switching is of little consequence as the tissue is not connected to the ground in the bipolar configuration. A key challenge is to generate accurate currents for varying tissue impedances in order to ensure proper charge balancing.

B. Existing Current Driver Circuits

There are several approaches to set the output current of a stimulation current driver. One way is shown in Fig. 6(a) [26]. A current-mode DAC is used to set the current which is then copied through a current mirror to the output. The output impedance of this topology is of the order of \( r_o \) of the output transistor. This design suffers from high power consumption, which can be reduced by moving the DAC to the output path, as shown in Fig. 6(b) [11].

It is desirable to increase the output impedance of the current driver to reduce the sensitivity of the output current to the load impedance variations. Introducing another transistor to the output path with an active feedback significantly increases the output impedance of the current driver, as demonstrated in Fig. 6(c). The output current is set by the voltage-mode DAC that drives the gate of transistor \( M_1 \). If \( V_i \) is sufficiently small, transistor \( M_1 \) will be biased in the triode region and used as a voltage-controlled resistor [18]. This technique increases the output impedance significantly. The linearity of the transistor in triode region is compromised by the effect of mobility degradation, making the drain current not linear with the overdrive voltage. The compensation circuit introduced in [18] increases...
the power consumption of the stimulator. One way to reduce the nonlinearity is to reintroduce the current-mode DAC to the output current path, as shown in Fig. 6(d) [16].

None of the designs described above incorporate memory in the stimulator which means that truly simultaneous stimulation cannot be performed on several channels. Another disadvantage is the necessity to include a DAC with every stimulator circuit, which increases the area and often power dissipation of the stimulator.

C. Current Driver

The current driver overcomes the above-mentioned problems by storing the stimulation current and stimulating through the same path, without requiring a DAC in every stimulator circuit. This provides an advantage in terms of accurate current copying, small area and low power consumption.

The current driver circuit is illustrated in Fig. 7(a). The programmable stimulator consists of three major blocks: digital memory, digital control and a high output impedance current driver. The driver operates in two phases: setup phase and active phase. During the setup phase, the stimulation sites are sequentially addressed, the analog input current is sampled by the analog memory, and the digital memory is programmed with a 2-bit code which represents the state the output stage of the stimulator will be in during the active phase. During the active phase the stored currents are held and simultaneously delivered to the tissue by all enabled current drivers. This procedure can be repeated for multiple current samples to generate an arbitrary waveform.

The code \((m_0, m_1)\) stored in the digital SRAM memory acts as the input to the control logic block and along with the \(\text{Clock}\) and \(\text{Phase}\) inputs configures the switch network to put each site into its desired state. The different states and the corresponding switch configurations are described in Table I. The state of switches in the two phases of operation is illustrated in Fig. 7(b) for two stimulation sites, \(A\) and \(B\).

To prevent DC currents from going through the tissue, all stimulating sites that are not in use are configured as a high impedance node. Also, after a stimulation period all electrodes can be connected to a common analog line (CAL) in order to remove any charge that has accumulated at the electrode-tissue interface. This is activated by the switch \(S_9\) and the user determines the timing of connection to CAL by controlling the \(m_0\) and \(m_1\) bits. During the CAL phase each stimulation site is disconnected from the respective channel output. This ensures that no unsafe current flows through the tissue. Additionally, the voltage CAL provided from an off-chip voltage regulator can be connected through a resistor, in order to avoid excessive discharge current spikes.

The main components of the current driver are an operational transconductance amplifier (OTA), and two transistors \(M_1\) (4 × 5.5 μm/0.5 μm) and \(M_2\) (4 × 8 μm/0.5 μm). These

<p>| Table I |
| STIMULATOR SWITCH NETWORK CONFIGURATION |</p>
<table>
<thead>
<tr>
<th>State</th>
<th>ON Switches</th>
<th>Phase</th>
</tr>
</thead>
<tbody>
<tr>
<td>High Impedance</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>CAL</td>
<td>(S_5)</td>
<td>Active</td>
</tr>
<tr>
<td>(V_{\text{REF}})</td>
<td>(S_7)</td>
<td>Active</td>
</tr>
<tr>
<td>Current Storage</td>
<td>(S_1, S_3)</td>
<td>Setup</td>
</tr>
<tr>
<td>Current Delivery</td>
<td>(S_2, S_4)</td>
<td>Active</td>
</tr>
</tbody>
</table>
components are reconfigured into two different circuits for current storage (during setup phase) and current driving (during active phase) using switches. The two circuit configuration are shown in Fig. 8. Fig. 8(a) shows the current driver configured for current sampling (setup) phase. In this phase, the circuit is a constant-\(V_{T1S}\) current sampler [27]. The desired current flows through transistor \(M_1\). The drain voltage of transistor \(M_1\) is held constant at the potential of \(V_b\) (bias voltage provided off-chip) through the OTA feedback, which compensates for the channel length modulation effect. The gate voltage of \(M_1\) is driven by the OTA to the proper level that corresponds to the current and is stored in the 200 fF capacitor \(C_{mem}\). The sampling phase is as short as 33 \(\mu\)s.

Fig. 8(b) shows the current driver during the hold (active) phase, configured as a typical current sink. The negative feedback around \(M_2\) serves two purposes. First, it boosts the output impedance of the current sink. This is a well established gain boosting technique that increases the output impedance of the current driver, making it less sensitive to the load impedance [16], [18]. Second, it forces the drain voltage of \(M_1\) to the potential \(V_b\). This, along with the sampled gate voltage that is kept by \(C_{mem}\), ensures that the current flowing through \(M_1\) during the second phase accurately matches the stored current. Capacitor \(C_c\) is a 300 fF compensation capacitor and is used to stabilize the node \(V_d\) during the switching from one configuration to the other. Current sampling comes at the cost of a small overhead in power as the sampling phase is much shorter than the hold phase (as long as 33 \(\mu\)s for less than 5% capacitor \(C_{mem}\) charge leakage).

High output impedance of the current sink requires the OTA to have a large gain

\[
H_{out} \approx A g_m2r_{o2}r_{o1},
\]

where \(A\) is the gain of the OTA, \(g_m2\) is the transconductance of transistor \(M_2\), \(r_{o2}\) is the output impedance of transistor \(M_2\) and \(r_{o1}\) is the output resistance of transistor \(M_1\). The OTA has a PMOS-input folded-cascode configuration, as shown in Fig. 9. It provides a gain of 93 dB at a common mode input voltage \(V_b = 300\) mV. The OTA consumes a bias current of 0.88 \(\mu\)A.

The transistor sizes are listed in Table II.

### TABLE II

<table>
<thead>
<tr>
<th>Transistor (OTA1)</th>
<th>W/L ((\mu)m)</th>
<th>Transistor (OTA2)</th>
<th>W/L ((\mu)m)</th>
</tr>
</thead>
<tbody>
<tr>
<td>(M_{1,2})</td>
<td>2/4</td>
<td>(M_{1,2})</td>
<td>4 × 5.35/7</td>
</tr>
<tr>
<td>(M_{3,4})</td>
<td>1/5</td>
<td>(M_{3,4})</td>
<td>2 × 3/12</td>
</tr>
<tr>
<td>(M_{5,6})</td>
<td>1/6</td>
<td>(M_{5,6})</td>
<td>1.5/10</td>
</tr>
<tr>
<td>(M_{7,8})</td>
<td>1/4</td>
<td>(M_{7,8})</td>
<td>1/20</td>
</tr>
<tr>
<td>(M_{9,10})</td>
<td>1/4</td>
<td>(M_{9,10})</td>
<td>2/6</td>
</tr>
<tr>
<td>(M_p)</td>
<td>1/5</td>
<td>(M_{11,12,13,14})</td>
<td>1/3.25</td>
</tr>
<tr>
<td></td>
<td>---</td>
<td>(M_{15,16})</td>
<td>1/20</td>
</tr>
<tr>
<td></td>
<td>---</td>
<td>(M_{17,18})</td>
<td>---</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Transistor (OTA3)</th>
<th>W/L ((\mu)m)</th>
<th>Transistor (Comp.)</th>
<th>W/L ((\mu)m)</th>
</tr>
</thead>
<tbody>
<tr>
<td>(M_{1,3})</td>
<td>2 × 1/4</td>
<td>(M_{1,3,4})</td>
<td>2 × 2/1</td>
</tr>
<tr>
<td>(M_{3,4})</td>
<td>1/6</td>
<td>(M_{6,9})</td>
<td>1/2</td>
</tr>
<tr>
<td>(M_{5,6})</td>
<td>1/15</td>
<td>(M_{7,8})</td>
<td>0.8/0.35</td>
</tr>
<tr>
<td>(M_{7,8})</td>
<td>1/12</td>
<td>(M_{10,10})</td>
<td>2 × 1/1</td>
</tr>
<tr>
<td>(M_{9,10})</td>
<td>1/15</td>
<td>(M_{11,12})</td>
<td>1/35</td>
</tr>
<tr>
<td>(M_p)</td>
<td>1/6</td>
<td>(M_{13,14})</td>
<td>1/4</td>
</tr>
<tr>
<td>(M_{11,12})</td>
<td>1/6.3</td>
<td>(M_{15,16})</td>
<td>1/8</td>
</tr>
<tr>
<td>(M_{13,14,15,16})</td>
<td>1/20</td>
<td>(M_{17,18})</td>
<td>1/35</td>
</tr>
<tr>
<td>(M_{17,18})</td>
<td>1/6</td>
<td>(M_{19})</td>
<td>4 × 1/3.25</td>
</tr>
</tbody>
</table>

D. Neurostimulator Experimental Characterization

The stimulator was experimentally characterized by feeding the stimulation current through an external resistor. Fig. 10 compares the measured and simulated input-output characteristics of the current driver. The output current is lower than the input current due to the effects of charge injection at the gate of transistor \(M_1\). Due to the systematic nature of this error the mismatch can be calibrated for in software. Another method to avoid this issue is to use bottom plate sampling technique by slightly advancing the edge of the signal that turns off the switch \(S_3\) with respect to that of switch \(S_1\).

Fig. 11 shows the simulated and measured performance of the current driver under variable load conditions. The plot shows the operating region of the current driver for three neurostimulation current values.

The voltage at the electrode site can be as low as 700 mV for the driver to remain properly biased, resulting in a voltage compliance of 2.6 V for the supply voltage of 3.3 V. The 2.6 V compliance is sufficient for a nominal load (tissue impedance) of 10 k\(\Omega\) when using the maximum stimulation current of 250 \(\mu\)A.
V. NEURAL RECORDING CHANNEL

The system includes an array of fully differential digital neural recording channels in order to enable adaptive neurostimulation. The non-inverting input of the recording channel is connected to a local electrode. The inverting input of the recording channel has an option to either be connected to an adjacent electrode or a common reference electrode. Similar to the neurostimulator, these two configurations allow for two types of neural recordings: a localized differential (bipolar) recording, and a global (monopolar) recording with respect to a distant common reference.

Bipolar recording yields the difference between two signals recorded by two adjacent electrodes [28]. As a result, any noise on the reference electrode is eliminated and the recorded signals contain less contribution from remote signal sources [29]. Physiologically, a bipolar recording corresponds to the fluctuations of local electrical activity taking place between two adjacent electrodes.

Bipolar recording also subtracts common fluctuations at the two sites. When such signals need to be recorded, a common reference is used for the recording, known as monopolar recording. Each recording represents a global recording obtaining signals from a wider spatial area with respect to the common reference.

Currents above 250 µA will drive the circuit out of the linear region even for the nominal load of 10 kΩ.

A. Neural Recording Channel Architecture

The architecture of the recording channel is depicted in Fig. 12. Each recording channel consists of two stages of filtering and amplification, a sample-and-hold circuit and a single-slope ADC. The input capacitors reject electrode-tissue DC offset at the input terminals. The in-channel sample-and-hold cell allows for truly simultaneous multi-site neural recording without time-multiplexing. Truly simultaneous sampling is important in our implementation of the epileptic seizure detector described in Section VI-B, as it requires accurate computation of phase synchrony (without a time lag) among two or more neural signals.

The channel is fully differential to reduce sensitivity to the common-mode noise. Distributing the overall gain over two stages helps achieve a large gain while maintaining smaller capacitor sizes and higher linearity.

The differential signal transfer function of the first (and similarly the second) stage is

$$T(s) = \frac{sC_m}{s + \frac{1}{R_f C_f}}.$$  (2)

where $R_f$ refers to the resistance of the feedback. The sizes of the capacitors are limited by the available area, whereas the capacitor size ratios are chosen to meet the channel design specifications.

The closed-loop gain is determined by the product $C_{in}/C_f \times C_{in}^{n}/C_f$. In the first stage $C_{in} = 4 \text{ pF}$ and $C_f = 100 \text{ fF}$ which results in a gain of 32 dB. In the second stage a variable gain amplifier is implemented by using a programmable bank of capacitors in the feedback. The input capacitor is $C_{in}^{n} = 2.5 \text{ pF}$. The capacitance in the feedback, $C_f$, can be programmed to eight values from 25 fF to 200 fF. This results in eight gain modes from 22 dB to 40 dB. The overall gain of the two stages is therefore adjustable from 53 dB to 72 dB.

The high-pass filter corner frequency is determined by $1/(2\pi R_f C_f)$, where $R_f$ is the feedback resistance. Since $C_f$ should be small to ensure large gain, $R_f$ should be high to set the high-pass corner frequency as low as possible. A good way to implement large resistance in CMOS technology without
sacrificing area is to use a MOS device in subthreshold region [30]. The HP cut-off frequency is tunable from 0.1 Hz to 10 Hz. Resetting the feedback resistive elements can be used to achieve faster recovery from saturation due to the stimulation artifact. The first stage low-pass filter cut-off frequency is set to 5 kHz by the combined effect of the load capacitor $C_{\text{load}}$ and the bias current of the amplifier. By changing the bias current of the amplifier it can be tuned from 500 Hz to 10 kHz.

B. Neural Amplifier

The main considerations in the design of the neural amplifier are noise and power consumption, one coming at the expense of the other. Various OTA topologies have been used for the implementation of neural amplifiers, e.g., folded-cascode, current mirror and two-stage [31]–[34]. The common factor with these topologies is the large output swing. Large output swing is important at the output stage of the amplifier, but comes at a cost of higher power consumption due to the large number of current branches.

In the presented design the gain is distributed over two stages with the goal of saving power. Signal spectrum considerations matter in the choice of the first stage output dynamic range and thus of its OTA topology power requirements. In order to capture low-frequency potentials (LFPs) important for detecting epileptic seizures, the required lowest signal frequency is small (as small as 0.1 Hz). This cut-off frequency should be ideally set by the high-pass filter (HPF) of the second stage. For low noise, the 1st stage should ideally have a much lower HPF cut-off frequency than that of the second stage. This enables the second stage to filter the low-frequency noise due to the first-stage feedback pseudo-resistors. Such a design choice requires the first stage OTA to have a wide output dynamic range at the cost of more power. This is needed to avoid first-stage OTA output saturation due to low-frequency artifacts (i.e., falling below the cut-off frequency of the second stage HPF). However, in this implementation the junction leakage in the first stage pseudo-resistors when biased for such a low cut-off frequency results in prohibitive large input voltage drift. In this design the HPF frequency is set by the first stage at the expense of a moderate increase in noise. This in turn allows for the use of a telescopic cascode OTA in the first stage, which is a narrow-swing but low-power topology. This design choice also eliminates high non-linear distortion due to a non-linear pseudo-resistor in the feedback of the second stage that experiences large voltage swings. The fully differential telescopic OTA of the first stage and the common-mode feedback (CMFB) circuit are shown in Fig. 13. Transistor sizes in this amplifier are listed in Table II.

Two types of noise have to be accounted for in the design of the telescopic OTA. Both can be modeled as voltage sources in series with the input. The input-referred thermal noise per unit bandwidth is

$$V_n^2 = 2 \left( \frac{4kT}{g_{m1}} + \frac{K}{C_{\text{ox}}W_1L_1} \left( \frac{g_{m7}}{g_{m1}} \right)^2 \right) \frac{1}{f}.$$  

(3)

To minimize the thermal noise contribution, transistors $M_{1,2,7,8}$ have to be biased such that $g_{m7,8} \ll g_{m1,2}$. For a fixed bias current it means that the sizes should be such that $W/L_{1,2} \ll W/L_{7,8}$, which puts $M_{1,2}$ in weak inversion and $M_{7,8}$ in strong inversion. Increasing the bias current will further increase $g_{m1,2}$ resulting in additional reduction of the thermal noise component at the expense of higher power dissipation.

The input-referred flicker $1/f$ noise per unit bandwidth is

$$V_n^2 = 2 \frac{K_N}{C_{\text{ox}}W_1L_1} \left( \frac{g_{m7}}{g_{m1}} \right)^2 \frac{1}{f}.$$  

(4)

The major contribution of $1/f$ noise comes from transistors $M_{1,2}$. Reduction in $1/f$ noise is achieved by choosing the input transistors to be of the PMOS type, which have a lower $1/f$ noise coefficient than NMOS transistors ($K_P < K_N$), and maximizing the gate area of these transistors.

The CMFB circuit [35] is designed with the same bias current as the amplifier. The output swing of the CMFB circuit is maximized by increasing the overdrive voltage of the input transistors $M_{11-14}$. For a given bias current this is achieved by sizing $M_{11-14}$ to have the minimal $W/L$ ratio.

In the design of the second stage OTA, OTA3, a higher noise level can be tolerated due to signal amplification in the first gain stage. Therefore, the focus is on minimizing power dissipation and having adequate output swing. A folded-cascode OTA is chosen for the second stage with a total bias current of 1.5 $\mu$A, which is almost half of the first stage bias current. The CMFB circuit in the folded-cascode OTA is the same as the one in the telescopic OTA. The schematic of the folded-cascode OTA and the CMFB circuit is shown in Fig. 14. The sizes of the transistors in this implementation are listed in Table II.

The experimentally measured amplitude frequency response of the two filtering and amplification stages is shown in Fig. 15. The gain was set to the minimum and the high-pass filter corner frequency was adjusted by changing the bias voltage of the feedback pseudo-resistors. As described earlier in this section, the high-pass cut-off frequency of the channel is set by the capacitive and resistive feedback elements of the first stage. The resistive element is implemented as a PMOS transistor with the gate controlled by voltage $V_{\text{ref}}$. As the signal frequency reduces and reaches the high-pass roll-off region, the first stage output voltage swing decreases and leads to an increase in the effective
resistance of the feedback PMOS transistor [36]. This in turn pushes the pole to a lower frequency and exhibits itself as a reduction in the HPF roll-off slope, below the nominal 20 dB/dec value, near the nominal pole frequency. We have proposed solutions to this issue in [36].

The input-referred noise has been experimentally measured. Integrating the noise over the bandwidth of 10 Hz–5 kHz results in the overall input-referred noise of 7.99 $\mu$Vrms.

C. Sample-and-Hold Circuit and ADC

The architecture of the in-cell fully differential single-slope ADC is shown in Fig. 12. Considering the amplitude of the neural signals and the background noise at the recording site, an ADC with 8-bit resolution is sufficient for this application [20].

The in-channel ADC consists of a fully differential comparator and an 8-bit SRAM block. The differential ramp for the comparator and the 8-bit channel address are generated off-chip by a ramp generator and a counter. Both the ramp generator and the counter are common to all ADCs as quantization takes place simultaneously on all channels. The frequency of the clock that generates the digital ramp and the time-domain multiplexed address can be adjusted according to the signal that is being recorded. The address clock frequency for recording from 8 channels is 200 kHz and for recording from 256 channels is 6.4 MHz. The ramp generator period is set to be equal to the address clock period to acquire one sample in each period. In future implementations the ramp generator and the counter can be implemented on chip as one of the peripheral circuits without significant area and power overhead.

To properly quantize the neural data one needs to sample at a Nyquist rate of twice the low-pass cut-off frequency with an additional margin to allow for the roll-off of the filter. This results in a sampling rate of 15 kHz per channel, or 65 $\mu$s sample time. All channels are sampled simultaneously with the sample stored in the analog memory as described in [37]. This takes 32 $\mu$s. Then the quantization begins on all channels simultaneously and takes 20 $\mu$s, which is the time it takes the counter to count to 256 with a clock of 12.5 MHz. The data is then read out by addressing each channel sequentially with 4-bit row/column-select signals passed through decoders. The readout rate is 20 MHz, limited by the instrumentation data rate. It takes 13 $\mu$s to read out all 256 channels.

The comparator [38] is designed to consume 13 $\mu$A from a 3.0 V supply. The ADC (comparator and SRAM) occupies an area of 0.00725 mm$^2$. The schematic of the comparator in the ADC is shown in Fig. 16. The transistor sizes of the comparator are listed in Table II.

D. Recording Channel Characterization

The full channel (amplifier and ADC) was characterized experimentally. A 50 Hz sine wave was applied differentially to the input of the first stage and passed through the two stages of amplification and the ADC. The spectrum of the output signal is shown in Fig. 17. The maximum channel low-pass filter (LPF) cut-off frequency is 10 kHz. In practice the tone frequency and the sampling rate to measure SNDR are chosen to be 50 Hz and 5.1 ksps, respectively, as depicted in Fig. 17. Due to a maximum pin count constraint, the ADC input is not connected to I/O pads, and the stand-alone ADC ENOB is not reported here. Instead, the ENOB is reported for the entire channel signal path. The dominant non-linearity limiting the ENOB of the channel to 5.1 bits is that of the pseudo-resistive feedback elements. We have recently reported on detailed analysis of such elements and their non-linearity in [36].

The channel ENOB of 5 bits or more has been found sufficient for the application of epileptic seizure detection [39]. The epileptic seizure detection algorithm [40], [41] performs 16-tap
FIR filtering on the digitized raw neural data. This filtering includes multiplication of the input by digital tap coefficients and subsequent addition over all 16 taps. It is shown in [39] that the filter output can be truncated to 10 bits without a significant loss in seizure detection accuracy. This implies that the channel ENOB of 5 bits is sufficient. The seizure detection algorithm is described in more detail in the next section.

VI. EXPERIMENTAL VALIDATION

Measurement results from the 0.35 μm CMOS integrated circuit are summarized in Table III. 256 recording channels consume 13.5 mW from a 3 V supply. Power dissipation in the 64 stimulation channels is dominated by the output current. The integrated system was validated experimentally in vitro and in vivo as described next.

A. In Vitro Validation

The integrated circuit bonded to a 64-shank Utah electrode array with low impedance iridium oxide tips, was validated experimentally in recording epileptic neural activity in a mouse hippocampus slice in vitro. An intact hippocampus slice was placed on the electrode array bonded onto the CMOS die and perfused. A low-glucose perfusing solution was used to invoke epileptic activity. Recorded neural spikes on 8 selected channels out of 64 are shown in Fig. 18. In this figure, electrographic seizure activity has originated from two sites, (1, 4) and (1, 5), and propagated to other adjacent channels. Proper analog circuit layout design techniques were employed to keep the channel-to-channel cross-talk below the noise floor. This is evident from observing traces 5 and 6 in Fig. 18 during the epileptic electrographic activity bursts. Experimental procedures were approved by the ethics committee of Toronto Western Hospital (Toronto) and experiments were conducted at the Neuroscience and Mental Health Research Institute, Toronto Western Hospital.

B. In Vivo Validation

The integrated circuit was also validated in neural signal recording, epileptic seizure detection, and subsequent electrical stimulation for electrographic seizure abortion in acute in vivo rat experiments. Experimental procedures were approved by ethics committee of Hospital for Sick Children (Toronto) and experiments were conducted at the Neuroscience and Mental Health Research Institute, Hospital for Sick Children.

The epileptic seizure detection method was previously introduced by us in [40], [41]. We demonstrated that the phase locking value (PLV) between two or more EEG signals is a good precursor of ictal events and thus can be used to detect a seizure onset. PLV is proportional to the fluctuations in the phase difference of two channels and is calculated as the absolute value of the derivative of time series, where is the phase difference between two selected channels. Generally, phase differences and PLV are calculated using the mean phase coherence statistic (1 second running window), which is defined as .

Four Wistar rats (250 g–300 g) underwent craniotomy with general anaesthesia, as shown in Fig. 19(a). A microelectrode with a microcannula was implanted in the somatosensory area in the right hippocampus. Another microelectrode was implanted in the right frontal lobe. The reference electrode was placed in the left frontal lobe. The location of electrode implantation was chosen based on preceding seizure propagation studies, such as those described in Section VI-A. Placing the recording electrode in the epileptogenic zone (seizure origination area) generally yields the earliest seizure detection time. It is widely accepted...
that efficacy of seizure control improves with earlier seizure detection.

After the implantation, the rats were placed in a cage for video-EEG recording while freely moving, as illustrated in Fig. 19(b). Monopolar basal EEG recording was performed at 10 kHz sampling rate and animal behaviour was monitored simultaneously using video cameras for 7 days, 4 hours per day. The printed circuit board for in vivo recording is shown in Fig. 19(c).

Fig. 20(a) shows basal EEG recording from frontal lobe \( V_f \), and hippocampus \( V_H \) of a rat. The corresponding PLV computed off-chip for seizure onset detection is also shown. The PLV for the basal EEG recordings remained in the range of 0.4 to 0.8 under normal conditions.

Focal seizures were induced by intracerebral injection of 4-aminopyridine (4-AP, a selective blocker of the Kv1 family of voltage-activated K+ channels) of 300 nmol dose, diluted in 2 \( \mu \)L of sterile 0.9% saline solution and sonicated for two minutes to have uniform suspension and adequate concentration of the drug. At first, the rats were anesthetized with isoflurane and 8 \( \mu \)L of 4-AP solution was injected through the microcannula into the hippocampus. After injection, the rats were connected to the chip through the implanted electrodes for recording spontaneous recurrent electrographic seizures.

The rats were monitored for clinically associated behaviors for four hours by video cameras. Seizures were monitored and marked according to the Racine scale [42]. All seizure-induced animals were divided into two groups: (a) non-treatment and (b) treatment groups. In the non-treatment group (2 rats) seizures were monitored, marked and the seizure frequency per hour was determined for each rat. This group had 7 seizures per hour on average and their seizure behavior was noted in Racine scale of 0 to 3 (0—behavioral arrest (motionless), hair raising, excitement and rapid breathing; 1—mouth movement of lips and tongue, vibrissae movements and salivation; 2 = head clonus and eye clonus; 3 = forelimb clonus, wet dog shakes) [42]. An induced electrographic seizure recording is shown in Fig. 20(b) where the PLV between \( V_f \) and \( V_H \) computed off-chip dropped abruptly down to 0.2 at seizure onset, indicating seizure onset detection.

The treatment group (two rats) received electrical stimulation upon seizure onset detection. Implanted microelectrodes of this group were connected externally to the presented chip. The recorded intracranial EEG was analyzed in a desktop computer-based seizure onset detector using Matlab, on-line in real time every two seconds. In response to a seizure onset, the seizure detector triggered the neurostimulators to send a burst of electrical stimulation current. This responsive system uses the lower PLV (seizure onset PLV threshold = 0.2) to trigger a 5 Hz 220 \( \mu \)A monophasic monopolar stimulation current for 5 seconds in the hippocampus. Stimulation pulse width is varied between 150 \( \mu \)s and 230 \( \mu \)s. Every cycle the injected charge is refracted from the tissue through the reference electrode.

Fig. 20(c) demonstrates the responsive electrical stimulation and seizure abortion in a treatment group rat hippocampus. In this experiment, recording was temporarily disabled during stimulation in order to avoid stimulation artifact.

The zoomed-in inset in Fig. 20(d) shows seizure onset detection in more detail. The system triggered the stimulation 7.5 times per hour on average. Late seizure detection was observed 0.75 times per hour and false detections happened 0.5 times per hour. Using the closed-loop stimulation, seizure frequency in the treatment group dropped down to the average of 0.75 seizures per hour \((\sim 89\% \text{ seizure reduction})\). The efficacy of the system in seizure onset detection and seizure rate reduction in the non-treatment group and treatment group rats are summarized in Table IV. Next, we plan to monitor phase synchrony on multiple pairs of recorded signals to further improve seizure onset detection performance and to stimulate on multiple channels to further improve seizure control.

### C. Comparative Analysis

Next, the proposed system is compared with recently published neuromonitoring and neurostimulation systems. In Table V, this design is compared with other current-mode stimulators. Previously published neurostimulators with more than 16 channels require time-multiplexing and cannot stimulate on multiple channels simultaneously. Larger currents, up to 1 mA, are achieved by having a higher power supply voltage \([26]\). The designs in [16] and [45] utilize an area-consuming active feedback in order to maximize the output impedance. The presented design performs simultaneous multi-site stimulation and has the lowest reported area.

Table VI compares the recording channel presented in this work with other published designs. The low input-referred noise reported in \([33]\) comes at the expense of increased power consumption. The design in \([51]\) is the only one that reports a smaller area, but utilizes a denser 65 nm CMOS technology.

Table VII compares the neurostimulation and neuromonitoring system presented here to other bidirectional integrated neural interfaces. The design in \([55]\) does not have an on-chip ADC. In \([26]\) the low overall power consumption is in part due
Fig. 20. Closed-loop electrical stimulation triggered by seizure onset detection, where \( V_F \) is the EEG signal from the right frontal lobe, \( V_H \) is the EEG signal from the right hippocampus, PLV is the synchrony index between \( V_F \) and \( V_H \) recordings: (a) Basal EEG recordings and their PLV, (b) induced electrographic seizure recordings from the non-treatment group and off-line seizure onset detection using PLV, (c) automatic seizure onset detection, self-triggered electrical stimulation, and subsequent seizure suppression in the treatment group, (d) zoomed-in inset of the automatic seizure onset detection and the responsive stimulation.

<table>
<thead>
<tr>
<th>TABLE IV</th>
<th>EFFICACY OF THE SYSTEM IN SEIZURE SUPPRESSION</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parameter</td>
<td>Non-treatment (N=2)</td>
</tr>
<tr>
<td>Rat#</td>
<td>1</td>
</tr>
<tr>
<td>4-AP dose</td>
<td>8μL</td>
</tr>
<tr>
<td>Seizure rate (per hour)</td>
<td>7</td>
</tr>
<tr>
<td>False positive (false alarm)(per hour)</td>
<td>0.5</td>
</tr>
<tr>
<td>False negative (missed)(per hour)</td>
<td>0</td>
</tr>
<tr>
<td>True positive (correctly detected)(per hour)</td>
<td>6.5</td>
</tr>
<tr>
<td>True negative (correctly reject)(per hour)</td>
<td>9</td>
</tr>
<tr>
<td>Detection sensitivity</td>
<td>100%</td>
</tr>
<tr>
<td>Specificity</td>
<td>94.7%</td>
</tr>
<tr>
<td>Seizure reduction</td>
<td>0%</td>
</tr>
</tbody>
</table>

SoC. However, the neural recording and stimulation channels have a large area, which makes the design unsuitable for scaling to a higher number of channels. The presented design incorporates the largest number of channels while consuming relatively low power and area.

VII. CONCLUSION

We presented an active probe for high-resolution neuromonitoring and responsive neurostimulation. It includes an integrated circuit with 64 neurostimulation channels and 256 fully-differential neural recording channels. A 8 x 8 400 μm-pitch Utah electrode array (UEA) is bonded directly onto the IC. The total power dissipation of the neural interface is 13.5 mW.

The programmable stimulators have a current sample-and-hold circuit which allows for truly simultaneous stimulation without a time lag inherent to time multiplexing. Re-use of the OTA in the stimulator for the sample and hold phases, and elimination of the DAC from every stimulator channel result in a compact design.

The recording channels perform simultaneous sampling and quantization with an ADC in every channel. This is important to the smaller number of recording channels which require a single ADC only. The design in [43] implements a closed-loop

SoC. However, the neural recording and stimulation channels have a large area, which makes the design unsuitable for scaling to a higher number of channels. The presented design incorporates the largest number of channels while consuming relatively low power and area.

VII. CONCLUSION

We presented an active probe for high-resolution neuromonitoring and responsive neurostimulation. It includes an integrated circuit with 64 neurostimulation channels and 256 fully-differential neural recording channels. A 8 x 8 400 μm-pitch Utah electrode array (UEA) is bonded directly onto the IC. The total power dissipation of the neural interface is 13.5 mW.

The programmable stimulators have a current sample-and-hold circuit which allows for truly simultaneous stimulation without a time lag inherent to time multiplexing. Re-use of the OTA in the stimulator for the sample and hold phases, and elimination of the DAC from every stimulator channel result in a compact design.

The recording channels perform simultaneous sampling and quantization with an ADC in every channel. This is important
for accurate subsequent phase synchrony computation. The fully differential design of the neural amplifiers allows for their integration with noisy digital circuits on the same die.

The integrated circuit has been experimentally validated in recording epileptic neural activity in a mouse hippocampal slice in vitro and in responsive self-triggered neurostimulation in an acute epilepsy rat model in vivo. We demonstrate that closed-loop stimulation triggered by low phase synchrony reduced seizure rate by 89%.

### TABLE V
Comparative Analysis of Current-Mode Neural Stimulation Arrays

<table>
<thead>
<tr>
<th>CMOS Technology [μm]</th>
<th>Channel Count</th>
<th>In-channel Current Memory</th>
<th>DAC Architecture</th>
<th>Supply Voltage [μV]</th>
<th>Output Current [μA]</th>
<th>Channel Area [mm²]</th>
</tr>
</thead>
<tbody>
<tr>
<td>[16]</td>
<td>4</td>
<td>No</td>
<td>per-channel</td>
<td>6</td>
<td>200-1000</td>
<td>0.38</td>
</tr>
<tr>
<td>[43]</td>
<td>4</td>
<td>No</td>
<td>per-channel</td>
<td>5</td>
<td>0.94-6</td>
<td>-</td>
</tr>
<tr>
<td>[44]</td>
<td>8</td>
<td>No</td>
<td>shared</td>
<td>0.1-10k</td>
<td>114.8</td>
<td>-</td>
</tr>
<tr>
<td>[26]</td>
<td>64</td>
<td>No</td>
<td>per-channel</td>
<td>1.6</td>
<td>0.6</td>
<td>-</td>
</tr>
<tr>
<td>[45]</td>
<td>32</td>
<td>No</td>
<td>per-channel</td>
<td>5</td>
<td>0.1</td>
<td>-</td>
</tr>
<tr>
<td>[46]</td>
<td>100</td>
<td>No</td>
<td>per-channel</td>
<td>5</td>
<td>0.85 - 216</td>
<td>-</td>
</tr>
<tr>
<td>[47]</td>
<td>1</td>
<td>No (adaptive)</td>
<td>per-channel</td>
<td>3.3</td>
<td>0.45</td>
<td>0.58</td>
</tr>
<tr>
<td>This work</td>
<td>64</td>
<td>Yes</td>
<td>shared</td>
<td>3.3</td>
<td>20-250</td>
<td>0.02</td>
</tr>
</tbody>
</table>

### TABLE VI
Comparative Analysis of Neural Recording Channels

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>[32]</td>
<td>Yes</td>
<td>0.5</td>
<td>7.8</td>
<td>0.1 - 10k</td>
<td>114.8</td>
<td>3</td>
<td>18.7</td>
<td>40</td>
<td>0.107</td>
</tr>
<tr>
<td>[33]</td>
<td>Yes</td>
<td>0.6</td>
<td>5.9</td>
<td>10 - 100k</td>
<td>160</td>
<td>5</td>
<td>8.1</td>
<td>20</td>
<td>0.062</td>
</tr>
<tr>
<td>[48]</td>
<td>Yes</td>
<td>0.35</td>
<td>6.08</td>
<td>10 - 5k</td>
<td>8.4</td>
<td>3</td>
<td>5.55</td>
<td>33</td>
<td>0.02</td>
</tr>
<tr>
<td>[49]</td>
<td>Yes</td>
<td>0.13</td>
<td>2.2</td>
<td>1 - 10k</td>
<td>68</td>
<td>1.2</td>
<td>4.5</td>
<td>40-56</td>
<td>0.26</td>
</tr>
<tr>
<td>[50]</td>
<td>No</td>
<td>0.18</td>
<td>0.91</td>
<td>0.1 - 100</td>
<td>66</td>
<td>1.8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>[51]</td>
<td>Yes</td>
<td>0.065</td>
<td>4.9</td>
<td>10k</td>
<td>5.04</td>
<td>0.5</td>
<td>5.99</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>[52]</td>
<td>No</td>
<td>0.18</td>
<td>0.8</td>
<td>0.5-100</td>
<td>-</td>
<td>-</td>
<td>12.3</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>[53]</td>
<td>No</td>
<td>0.5</td>
<td>4.95</td>
<td>0.1 - 8k</td>
<td>-</td>
<td>3</td>
<td>-</td>
<td>67.8-78</td>
<td>-</td>
</tr>
<tr>
<td>[54]</td>
<td>No</td>
<td>0.35</td>
<td>1.15</td>
<td>0.5 - 150</td>
<td>0.69</td>
<td>1</td>
<td>2.24</td>
<td>59</td>
<td>0.08</td>
</tr>
<tr>
<td>This work</td>
<td>Yes</td>
<td>0.35</td>
<td>7.99</td>
<td>10 - 5k</td>
<td>12.9</td>
<td>3</td>
<td>8.9</td>
<td>53</td>
<td>0.035</td>
</tr>
</tbody>
</table>

### TABLE VII
Comparative Analysis of Bidirectional Neural Interface (Stimulation and Recording) Microsystems

<table>
<thead>
<tr>
<th>[33]</th>
<th>[48]</th>
<th>[55]</th>
<th>[26]</th>
<th>[43]</th>
<th>[56]</th>
<th>This work</th>
</tr>
</thead>
<tbody>
<tr>
<td>Year</td>
<td>2008</td>
<td>2008</td>
<td>2008</td>
<td>2008</td>
<td>2008</td>
<td>2009</td>
</tr>
<tr>
<td>Technology [μm]</td>
<td>0.6</td>
<td>0.35</td>
<td>0.35</td>
<td>0.18</td>
<td>0.35</td>
<td>0.8</td>
</tr>
<tr>
<td>Area [mm²]</td>
<td>42.25</td>
<td>8.5</td>
<td>0.72</td>
<td>2.7</td>
<td>10.9</td>
<td>44.89</td>
</tr>
</tbody>
</table>

Stimulation

<table>
<thead>
<tr>
<th>No. of channels</th>
<th>Voltage</th>
<th>Voltage</th>
<th>Current/ Voltage</th>
<th>Current</th>
<th>Current</th>
<th>Current</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output current</td>
<td>up to 10mA</td>
<td>-</td>
<td>0-100μA</td>
<td>0-10μA</td>
<td>0-94.5μA</td>
<td>-</td>
</tr>
<tr>
<td>Power/Ch. [μW]</td>
<td>150</td>
<td>51</td>
<td>-</td>
<td>7.4</td>
<td>-</td>
<td>5.276</td>
</tr>
</tbody>
</table>

Recording

<table>
<thead>
<tr>
<th>No. of channels</th>
<th>Fully differential</th>
<th>ADC Architecture</th>
<th>Power/Ch. [μW]</th>
<th>NEF</th>
<th>Parallel operation</th>
<th>On-chip 3D electrodes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Year</td>
<td>2008</td>
<td>Column-parallel</td>
<td>12.75</td>
<td>8.1</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>Technology [μm]</td>
<td>0.6</td>
<td>Column-parallel</td>
<td>-</td>
<td>-</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>Area [mm²]</td>
<td>42.25</td>
<td>Column-parallel</td>
<td>-</td>
<td>-</td>
<td>No</td>
<td>No</td>
</tr>
</tbody>
</table>

We demonstrate that closed-loop stimulation triggered by low phase synchrony reduced seizure rate by 89%.
ACKNOWLEDGMENT

The authors would like to thank the Canadian Microelectronics Corporation (CMC) for semiconductor fabrication services.

REFERENCES

SHULYZKI et al.: 320-CHANNEL ACTIVE PROBE FOR HIGH-RESOLUTION NEUROMONITORING AND RESPONSIVE NEUROSTIMULATION


Ruslana Shulyzki (S’06) received the B.A.Sc. and M.A.Sc. degrees from the Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada, in 2006 and 2009, respectively. Currently, she is with Igign Innovation Inc., Waterloo, ON, Canada.

Karim Abdelhalim (S’06) received the B.Eng. and M.A.Sc. degrees in electrical engineering from Carleton University, Ottawa, ON, Canada, and the Ph.D. degree in electrical and computer engineering from the University of Toronto, Toronto, ON, Canada, in 2005, 2007, and 2013, respectively. While at the University of Toronto, he focused on wireless neural recording and stimulation SoCs and their application in monitoring and treatment of intractable epilepsy. Since 2011, he has been a Senior Staff Design Scientist at Broadcom Corporation, Irvine, CA, USA, where he is involved with the design of mixed-signal ICs for ethernet applications. From July 2010 to October 2010, he worked as a mixed-signal design engineering intern at Broadcom Corporation.

Dr. Abdelhalim was a recipient of the Alexander Graham Bell Canada Graduate Scholarship, awarded by the Natural Sciences and Engineering Research Council of Canada (NSERC) from 2007 to 2010. He also held the Ontario Graduate Scholarship (OGS) in 2005, the NSERC CGS-M in 2008 and the Ontario Graduate Scholarships in Science and Technology (OGSST) in 2011. He worked as a volunteer at the IEEE International Solid-State Circuits Conference (ISSCC) from 2008 to 2011.

Arezu Bagheri (S’11) received the B.Sc. degree in electrical and computer engineering from the University of Tehran, Tehran, Iran, and the M.A.Sc. degree in electrical and computer engineering from the University of Toronto, Toronto, ON, Canada, in 2009 and 2013, respectively.

She worked as a Research Assistant in the Intelligent Sensory Microsystem Laboratory at the University of Toronto. Her thesis focused on DC-coupled digitally-assisted neural recording amplifiers with high integration density. Her research interests include analog and mixed-signal integrated circuit design. Currently, she is with Semtech Snowbush IP, where she focuses on mixed-signal circuit design for high-speed wireline communication systems. She was the recipient of the Ontario Graduate Scholarship in 2011.

M. Tariqus Salam (M’09) received the B.A.Sc. degree in electrical and electronics engineering from the Islamic University of Technology, Gazipur, Bangladesh, the M.A.Sc. degree in electrical and computer engineering from Concordia University, Montreal, QC, Canada, and the Ph.D. degree in electrical engineering from Ecole Polytechnique de Montréal, Montreal, QC, Canada, in 2003, 2007, and 2012, respectively.

Currently, he is a Postdoctoral Fellow at the University of Toronto, Toronto, ON, Canada, where he works in the Intelligent Sensory Microsystems Laboratory, Neurosciences and Mental Health Institute of the Hospital for Sick Children, and Neuroscience Division of Toronto Western Hospital. His specific research interests are in the areas of continuous health monitoring, responsive neurostimulation treatment, and rehabilitation.

Carlos M. Florez received the M.D. degree from the University of Cartagena, Cartagena, Colombia.

Currently, he is a Resident in Adult Neurology and working toward the Ph.D. degree in physiology/neuroscience at the University of Toronto, Toronto, ON, Canada.

Jose Luis Perez Velazquez was born in Zaragoza, Spain. He received the degree of Licenciado in chemistry (Biochemistry, Universities of Zaragoza and Complutense of Madrid), and the Ph.D. degree from the Department of Molecular Physiology and Biophysics, Baylor College of Medicine, Houston, TX, USA, in 1992, and homologated to Doctorate in Chemistry by the Spanish Ministry of Culture in 1997.

Currently, he is an Associate Scientist in the Neuroscience and Mental Programme and the Brain and Behaviour Center at the Hospital For Sick Children, Toronto, ON, Canada, and Associate Professor at the University of Toronto, Toronto, ON, Canada.
Peter L. Carlen is a Professor of Medicine (Neurology), Physiology, in the Institute of Biomaterials and Biomedical Engineering at the University of Toronto, Toronto, ON, Canada.

He is a Clinician/Scientist, specializing in epilepsy and neurodegenerative diseases at the Toronto Western Hospital of the University Health Network. He was formerly the Head of Neurology at the Addiction Research Foundation. In 1989, he was appointed for a 10-year term as Director of the Playfair Neuroscience Unit and Neuroscience Research at the University Health Network, where he is currently a Senior Scientist and Head of the Division of Fundamental Neuroscience. He has authored more than 250 peer-reviewed biomedical publications and has six patents. His main research interests are mechanisms of neural synchrony and entrainment in the context of epilepsy, the fetal alcohol syndrome, hypoglycemic seizures, and neurodegenerative processes. He also is an active Neurological Clinician with a practice focused on patients with epilepsy.

Roman Genov (S’96–M’02–SM’11) received the B.S. degree in electrical engineering from the Rochester Institute of Technology, Rochester, NY, USA, and the M.S.E. and Ph.D. degrees in electrical and computer engineering from The Johns Hopkins University, Baltimore, MD, USA, in 1996, 1998 and 2002, respectively.

He held engineering positions at Atmel Corporation, Columbia, MD, USA, in 1995, and Xerox Corporation, Rochester, NY, USA, in 1996. He was a Visiting Researcher in the Laboratory of Intelligent Systems at Swiss Federal Institute of Technology (EPFL), Lausanne, Switzerland, in 1998, and in the Center for Biological and Computational Learning at the Massachusetts Institute of Technology, Cambridge, MA, USA, in 1999. Currently, he is an Associate Professor in the Department of Electrical and Computer Engineering at the University of Toronto, Toronto, ON, Canada. His research interests are primarily in analog integrated circuits and systems for energy-constrained biological, medical, and consumer sensory applications, such as implantable, wearable or disposable sensory microsystems, energy-efficient sensory signal processors and wireless sensors, including brain-chip interfaces, neuro-stimulators, image sensors, optical and electro-chemical DNA microarrays, and other biosensors.

Dr. Genov was a corecipient of the Best Paper Award of the IEEE Biomedical Circuits and Systems Conference, Best Student Paper Award of the IEEE International Symposium on Circuits and Systems, Best Paper Award of the IEEE Circuits and Systems Society Sensory Systems Technical Committee, Brian L. Barge Award for Excellence in Microsystems Integration, MEMSCAP Microsystems Design Award, DALSA Corporation Award for Excellence in Microsystems Innovation, and Canadian Institutes of Health Research Next Generation Award. He was a Technical Program Co-chair at the IEEE Biomedical Circuits and Systems Conference. He was an Associate Editor of IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-II: EXPRESS BRIEFS and IEEE SIGNAL PROCESSING LETTERS. Currently he is an Associate Editor of IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS and member of the IEEE International Solid-State Circuits Conference International Program Committee serving on Imagers, MEMS, Medical, and Displays (IMMD) Subcommittee.