Home
Publications
Patents
Pictures
Acknowledgement
Links

Welcome to Sean Safarpour's page.

My research interests are in CAD for VLSI, more specifically in design debugging, formal verification and Boolean Satisfiability (SAT) solvers. For a selected list of my publications please use the links to the left of the page.