A Zero-IF 60GHz Transceiver in 65nm CMOS with > 3.5Gb/s Links

A. Tomkins1, R. A. Aroca1, T. Yamamoto2, S. T. Nicolson1, Y. Doi2, S. P. Voinigescu1

1 Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Canada
2 Fujitsu Laboratories LTD., Kawasaki, Japan

Abstract—This paper presents a 1.2V 60GHz zero-IF transceiver fabricated in a 65nm CMOS process with a digital back-end. The chip includes a receiver with 14.7dB gain, a low 5.6dB noise figure, a 60GHz LO distribution tree, a 64GHz static frequency divider, and a direct BPSK modulator operating over the 55-65GHz band at data rates exceeding 3.5Gb/s. The chip consumes 374mW (232mW) from 1.2V (1.0V) and occupies 1.28x0.81mm². The transceiver was characterized over temperature up to 85°C and for power supplies down to 1V. A manufacturability study of 60GHz radio circuits is presented with measurements of transistors, the low-noise amplifier, and the receiver on typical and fast process corners. The transceiver performance is demonstrated using a 3.5Gb/s 2-meter wireline/wireless transmit-receive link over the 55-64 GHz range.

I. INTRODUCTION

Some of the first mass-consumer products operating in the mm-wave spectrum are likely to be targeted at the emerging 60GHz-radio market. These products take advantage of the 7GHz of unlicensed spectrum available from 57 to 64GHz to provide data-rates that far exceed those of alternative standards such as 802.11n or Ultra Wide-Band. Multi-Gb/s wireless point-to-point transmission is possible over short-ranges using basic modulation techniques.

Unlike earlier 60GHz radio chip-sets reported in SiGe BiCMOS [1] or CMOS [2]–[9], this paper presents the first fundamental frequency, zero-IF 60GHz wireless transceiver. It employs the simplest architecture, as needed in rapid file-transfer applications, utilizing direct BPSK modulation at 60GHz, a fundamental frequency static divider, and which does not require image rejection or ADCs in the receiver. The transmitter data input accepts baseband NRZ data at rates beyond 4Gb/s. Measurement results over temperature, power supply, and process corners are presented.

II. TRANSCIEVER ARCHITECTURE

A block diagram of the direct modulation, zero-IF radio transceiver is presented in Fig 1. With the exception of a fundamental frequency voltage-controlled oscillator, this chip integrates all of the critical 60-GHz blocks, including an LNA, mixer, direct modulation BPSK transmitter, fundamental frequency static divider, and 60-GHz LO tree. Since, due to time constraints, no IF amplifier was included, all the receive-path gain is at 60 GHz. Baseband NRZ data is provided from off-chip to the transmitter and is recovered at the IF output of the receiver, without any digital signal processing or analog-to-digital conversion.

III. CIRCUIT BUILDING BLOCKS

All circuits are differential, except the LNA, and were designed using the constant current density biasing technique described in [10] which renders them immune to VT and bias current variation. Furthermore, by employing transformer-coupling and AC-folded cascode topologies in all blocks, no more than a single high-speed transistor is ever stacked above a current source. This guarantees operation from 1.2 or 1.0V supplies, with the largest possible VDS, which maximizes the power gain and minimizes the noise figure of the transistor. Unlike in a conventional cascode, in an AC-folded cascode, the VDS of the common-source transistor is insensitive to VT variations of the common-gate transistor. All of these techniques combine to allow the circuits presented here to be operable in LP, GP, or HS flavors of a 65nm CMOS manufacturing process. The penalty for using AC-folded cascodes is a doubling of current consumption compared to the traditional cascode, which is only partially compensated by the reduction in power supply voltage.

A. Low-Noise Amplifier

The single-ended LNA schematic is shown in Fig 2. It consists of three cascaded CS-CG stages, with the transistor sizes increasing from stage to stage. The input stage is noise and impedance
matched to 50\(\Omega\) and is biased at the receiver minimum noise figure current density of 0.3mA/\(\mu\)m at \(V_{DS}=1.2V\). All transistors feature 0.8\(\mu\)m finger width with double-sided gate contacts. The last stage of the LNA is terminated in a transformer which acts as single-ended to differential converter between the LNA and the double-balanced mixer. The LNA, which can also act as a low-noise power amplifier, consumes 80mA (60mA) from a 1.2V (1.0V) power supply and has a measured saturated output power of 7.5dBm (4.6dBm).

**B. BPSK Modulator and Mixer**

Fig 3 illustrates the BPSK modulator. The LO differential pair at the bottom and the data quad at the top are coupled through a transformer that allows the maximization of the \(V_{DS}\) across each transistor as well as the independent biasing of the two sides of the circuit. The data-path is formed from a cascade of three current-scaled CML buffers with a 7GHz bandwidth.

The mixer topology is identical to that of the BPSK modulator and is scalable to 140 GHz [11]. The mixer output is matched to 50\(\Omega\) and drives the signal directly off chip.

**C. Static Frequency Divider**

The schematic of the 60GHz static frequency divider is shown in Fig 4 (top). It employs a new topology that features a single differential pair at the clock input which drives the two latches through two transformers. Eliminating one of the two clock differential pairs results in reduced area and power consumption. The transformers were realized with two vertically stacked coils with inputs and outputs aligned along a diagonal line of symmetry. Fig 4 (bottom) illustrates the layout detail including the first of three CML buffers at the divider output.

**D. Tuned Clock Tree**

The 53-65GHz off-chip LO signal is distributed to the critical circuit blocks using a tuned LO distribution tree designed to have 25% bandwidth. The latter consists of cascaded differential buffers with inductive loads and a fanout of three, as shown in Fig 1, with both 12mA and 18mA buffers employed.

**E. Tuned mm-Wave Switch**

While not included in the aforementioned transceiver, a stand-alone 50-70GHz series-shunt switch as in Fig 5a was manufactured on the same dies and characterized separately. S-parameter measurements on the stand-alone mm-wave switch in Fig 5b show a nominal insertion loss of 3.9dB and an isolation of 28dB at 60GHz.

**IV. IMPLEMENTATION AND MEASUREMENTS**

The transceiver was fabricated in a 65nm CMOS process with a 7-metal digital back-end and MIM capacitors. For a 80x60nm1\(\mu\)m NFET device with double-sided gate contacts, peak \(f_{MAX}\) and \(f_{T}\) values of 320GHz and 220GHz were measured at current densities of approximately 0.3 and 0.4 mA/\(\mu\)m respectively.

A micro-photograph of the transceiver is shown in Fig 6. It occupies 1.28x0.81mm\(^2\). The LO and RF signals are distributed along \(\mu\)-strip lines formed in metal 7 over a shunted metal 1
and metal 2 ground plane. A side-wall consisting of all metals shunted together forms a Faraday cage-like structure around each transmission line and between circuit blocks, improving isolation.

The static frequency divider sensitivity was measured in the transceiver, including the LO distribution network. The self-oscillation frequency is 59.2GHz at room-temperature with a 1.2V supply. As illustrated in Fig 7a, the divider operates over a frequency range of 46-65GHz at 1.2V, and 47-62GHz at 1.0V.

Measured total integrated power at the output of the transmitter is plotted in Fig 7b versus frequency. Measurements are shown over temperature up to 85°C, with peak output power above +2.4dBm at 25°C and 58GHz.

The manufacturability of the 60GHz transceiver was studied by measuring transistors, the low-noise amplifier, and the stand-alone receiver over fast and typical process corner lots. Compared to the standalone RX breakout measurements, the receiver gain in the transceiver was degraded by 3dB because of insufficient LO power at the mixer LO port. The LO-tree fanout in the transceiver is 3, whereas it is only 1 in the RX breakout. Performance results for both versions are summarized in Table 1 at the end of this paper.

Results in Fig 8a indicate a 10% drop in peak $f_T$ from the fast to typical corner splits. It should be noted that although there is significant $V_T$ variation across corners, the measured peak $f_T$ current density is essentially constant. LNA s-parameter measurements are plotted in Fig 8b, along with receiver gain and noise figure, all for the typical and fast corners. The LNA displays a peak gain of 19.2dB at 60GHz and a 3dB bandwidth extending from 54GHz to 66GHz. A peak receiver conversion gain of 14.7dB and a 50Ω noise figure of 5.6dB are noted, both occurring at 60GHz. The DSB noise figure remains below 6dB over an RF bandwidth of 58 to 63GHz. The receiver measurements indicate that the impact of process variation on the receiver can be minimized by operating well below the gain and noise figure of 5.6dB, both occurring at 60GHz. The receiver over temperature in Fig 9a show an approximate 7dB gain degradation and 2dB noise increase at 85°C. Fig 9b illustrates that the gain and noise figure do not seriously degrade as $V_{DD}$ is reduced to 1.0V, with a gain drop of 2.5dB, and a noise figure increase of only 0.3dB. The gain degradation over temperature and supply can be easily compensated with a VGA at IF. The measured input return loss of the receiver is less than -10dB, and the input compression point is -22dBm.

Finally, a transmit-receive link was demonstrated in the 55-64GHz range by employing one transceiver chip in transmit-mode.
TABLE I
PERFORMANCE COMPARISON FOR 60GHz TRANSCEIVER/RECEIVER CHIP-SETS. BRACKETS SHOW MEASURED RESULTS FROM 1.0V.

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Gain (dB)</th>
<th>NF (dB)</th>
<th>$IP_{1dB}$ (dBm)</th>
<th>$S_{11}$ (dB)</th>
<th>TX Power (dBm)</th>
<th>Modulation, Data Rate</th>
<th>$V_{DD}$ (V)</th>
<th>$P_{DDC}$ (mW)</th>
<th>Chip(s) Area (mm²)</th>
<th>Process and Integration</th>
</tr>
</thead>
<tbody>
<tr>
<td>[1]</td>
<td>72</td>
<td>5.3-6.5</td>
<td>-36</td>
<td>-15</td>
<td>17.0</td>
<td>MSK, 2.0Gb/s</td>
<td>2.7, 4.0</td>
<td>996</td>
<td>12.2</td>
<td>0.13 SiGe, TX, RX, 20GHz PLL, IQ mod/demod</td>
</tr>
<tr>
<td>[2]</td>
<td>16-21</td>
<td>5.5-7</td>
<td>-21</td>
<td>-10</td>
<td>n/a</td>
<td>n/a</td>
<td>1.2-1.5</td>
<td>60</td>
<td>0.3</td>
<td>90nm, LNA, mixer, IP buffer, off-chip LO</td>
</tr>
<tr>
<td>[3]</td>
<td>51</td>
<td>9</td>
<td>-30</td>
<td>-15</td>
<td>8.4</td>
<td>16-QAM, 1.5Gb/s</td>
<td>1.8</td>
<td>362</td>
<td>6.5</td>
<td>90nm, TX, RX, PLL, IQ mod/demod</td>
</tr>
<tr>
<td>[4]</td>
<td>55.5</td>
<td>6.2</td>
<td>-26</td>
<td>-10</td>
<td>n/a</td>
<td>n/a</td>
<td>1.0</td>
<td>24</td>
<td>1.6</td>
<td>90nm, LNA, mixer, VGA, buffer, off-chip LO</td>
</tr>
<tr>
<td>[5]</td>
<td>18.3-22</td>
<td>5.7-8.8</td>
<td>-27.5</td>
<td>-10</td>
<td>n/a</td>
<td>n/a</td>
<td>1.2</td>
<td>36</td>
<td>0.2</td>
<td>90nm, LNA, 30GHz LO, RF mixer, IF mixer</td>
</tr>
<tr>
<td>[6]</td>
<td>19.7</td>
<td>11.7</td>
<td>-17</td>
<td>-10</td>
<td>6.0</td>
<td>QPSK, 2.6Gb/s</td>
<td>0.7, 1.0</td>
<td>339</td>
<td>4.5</td>
<td>90nm, TX, RX, IQ mod/demod, off-chip LO</td>
</tr>
<tr>
<td>This work (RX)</td>
<td>14.7 (12.1)</td>
<td>5.6 (5.7)</td>
<td>-22</td>
<td>-10</td>
<td>n/a</td>
<td>n/a</td>
<td>1.2 (1.0)</td>
<td>151 (101)</td>
<td>0.5</td>
<td>65nm, single-chip RX, off-chip LO</td>
</tr>
<tr>
<td>This work (TXRX)</td>
<td>11.3 (8.9)</td>
<td>5.6 (5.8)</td>
<td>-22</td>
<td>-10</td>
<td>2.4 (-0.7)</td>
<td>BPSK, 3.5Gb/s</td>
<td>1.2 (1.0)</td>
<td>374 (232)</td>
<td>1.0</td>
<td>65nm, single-chip TXRX, LO tree, divider, off-chip LO</td>
</tr>
</tbody>
</table>

Fig. 11. 3.5Gb/s PRBS eye diagram at the output of the receiver for wireline (top) and wireless (bottom) setups.

limited the data rate experiments to 5Gb/s. These transceiver link experiments demonstrate for the first time that a simple zero-IF radio architecture, without ADCs and IQ mixer, can be realized in CMOS at 60 GHz.

V. CONCLUSION

A 1.2V 60GHz zero-IF transceiver has been implemented in a 65nm CMOS technology occupying only 1.28x0.81mm². Employing direct BPSK modulation, a 60GHz LO distribution tree, a fundamental frequency static divider, and zero-IF down-conversion, this transceiver represents the simplest architecture appropriate for high-frequency, high-bandwidth data-transfer applications. A 2-meter wireline/wireless transmit-receive demonstration between two probe stations acts as a proof-of-concept, achieving data-transfer rates in excess of 3.5Gb/s over the 55-64GHz range.

ACKNOWLEDGMENTS

This work was funded by Fujitsu Limited. The authors would like to thank Jaro Pristupa for CAD support, CFI, OIT, and ECTI for test equipment. We would also like to thank Dr. W. Walker of Fujitsu Laboratories of America Inc. for his support.

REFERENCES