A 20-GHz InP–HBT Voltage-Controlled Oscillator With Wide Frequency Tuning Range

Hormoz Djahanshahi, Member, IEEE, Namdar Saniei, Student Member, IEEE, Sorin P. Voinigescu, Member, IEEE, Michael C. Maliepaard, Member, IEEE, and C. André T. Salama, Fellow, IEEE

Abstract—This paper presents the design and implementation of a 20-GHz-band differential voltage-controlled oscillator (VCO) using InP heterojunction-bipolar-transistor process technology. Aimed at 20- or 40-Gb/s fiber-optic applications, the design is based on a single-stage feedback amplifier with no intentional L or C. The salient features of the proposed VCO are wide frequency tuning range compared to LC oscillators, and low power consumption and transistor count compared to ring-oscillator counterparts. The implemented VCO has an adjustable frequency range from 13.75 to 21.5 GHz and provides two complementary outputs. Total power consumption at 18.6 GHz is 130 mW, while the phase noise is −90.0 dBc/Hz measured at 1-MHz offset frequency.

Index Terms—Differential stage, heterojunction bipolar transistor, high-speed circuit, indium phosphide, phase noise, SONET, voltage-controlled oscillator.

I. INTRODUCTION

THE ever-increasing demand for bandwidth in data communication systems, e.g., synchronous optical networks (SONETs), has motivated research on very high-speed devices and circuits. A new generation of optical carrier systems designed for data rates of 20 Gb/s, 40 Gb/s, and higher are beyond the reach of today’s silicon CMOS or conventional bipolar processes. Indium–phosphide (InP) technology offers an attractive choice for high-speed optoelectronic integrated circuits (OEICs) due to its higher speed and the availability of optoelectronic transducers (E/O, O/E) compatible with fiber-optic systems. InP heterojunction bipolar transistors (HBTs) exhibit device $f_T$ exceeding 150 GHz and benefit from low-loss and low-parasitic interconnects due to the semiinsulating substrate.

Due to their material properties, InP-based HBTs have several advantages over their GaAs-based counterparts. The merits include higher peak and saturated electron velocities, resulting in lower parasitic resistances and shorter transit times, low $V_{BE}$ turn-on voltage and useful current gain at very low-current densities. Moreover, with 50% larger thermal conductivity, InP HBTs generally exhibit lower sensitivity of device parameters to temperature, resulting in lower self-heating under bias. Other features of InP HBTs are low $1/f$ noise corner frequency down to 10 kHz, a key feature for many low phase-noise applications, and high-efficiency devices for creating oscillators.

Another feature in modern InP HBTs is the removal of collector material beneath the base layer, resulting in a cantilever-like collector layer. This removal of excess collector material under the base layer (i.e., base undercut profile) greatly reduces the base–collector capacitance $C_{BC}$.

The InP process considered in this paper provides high-speed NPN HBTs with a single 1.5- and 2-μm-wide emitter strip, while emitter lengths are scalable from 2 to 20 μm. Unity current gain frequency ($f_T$) of the HBTs peaks at a collector current density, which is also the maximum allowable current density for these devices. Maximum collector–emitter breakdown voltage is about 3 V. At a typical collector current density of 0.7 mA/μm² and collector–emitter voltage of 1.2 V, estimated $f_T$ is about 100 GHz. Two metallization layers are available for interconnections with a minimum metal pitch of 7 μm. Lossy transmission lines consisting of top-metal 75-μm semiinsulating InP substrate and backside ground plane can also be used. Other available components in this technology are NiCr resistors, metal–insulator–metal (MIM) capacitors, and Schottky diodes. All active and passive components have process- and geometry-scalable models with built-in parasitic elements (RCL) and self-heating and breakdown models for the HBTs.

This paper presents the design and implementation of a differential InP–HBT voltage-controlled oscillator (VCO) suitable for a 20- or 40-Gb/s (OC-768) SONET/synchronous digital hierarchy (SDH) system. The VCO must operate over process and temperature variations and exhibit a wide adjustable frequency range. VCOs with center frequencies of 20 and 40 GHz are two options for a 40-Gb/s system, depending on the architecture used for clock and data recovery. A 20-GHz design is employed here. The design must be fully differential to provide two outputs with 180° phase difference and low skew and jitter. The two complementary outputs can be used with two parallel latches to re-time the data stream on both positive and negative clock transitions, effectively creating a 40-Gb/s data interface. The proposed VCO can be used in clock-and-data recovery phase-locked loop (PLL) (receive side), as well as clock synthesizer (transmit side) of a fiber-optic system. At a specified...
supply voltage of $-3.3 \, \text{V}$, the VCO maximum power consumption must not exceed 200 mW.

In Section II of this paper, the design details of the proposed wide tuning-range differential VCO is described. Section III presents the experimental results, and is followed by a conclusion in Section IV.

II. WIDE TUNING-RANGE VCO DESIGN

The VCOs proposed here are fully differential and are based on the use of regenerative feedback applied to a differential amplifier. The idea is to obtain $180^\circ$ frequency-dependent phase shift within a single-stage differential cell relying on poles and right-half-plane (RHP) zeros obtained in a cascode configuration followed by emitter–follower buffers. To create the positive feedback, another $180^\circ$ phase shift is obtained by swapping the differential feedback lines from the output to the input of the amplifier. The proposed circuit can be treated as a feedback amplifier, or as a single-stage ring oscillator. Ultrafast InP HBTs push the main pole of the amplifier to a very high frequency, effectively close to secondary poles and RHP zeros, thus making it possible to achieve $180^\circ$ phase from the differential cell at a frequency where small-signal gain is above 0 dB. In this manner, a short ring oscillator is realized with a single buffered stage; hence, saving on power consumption, device count, and die area.

Fig. 1 shows the schematic of the simplest n-p-n-only differential oscillator core. This core oscillator consists of a differential input pair (a common-emitter pair) cascaded through an emitter–follower buffer. HBTs with emitter width of 1.5-$\mu\text{m}$ and emitter lengths of 6- to 15-$\mu\text{m}$ have been used in this circuit. In order to comply with the maximum current limit, the HBTs are biased around 0.7 mA/$\mu\text{m}^2$, i.e., at a level safely below their peak-$f_T$ point. Also, in order to avoid breakdown, maximum $V_{CE}$ is maintained at 2 V for dc quiescent point design and 3.3 V when signal swing is considered. The simple structure of this oscillator results in a very high oscillation frequency above 40 GHz. However, maintaining oscillation over a moderate frequency range is a difficult task due to insufficient phase shift around the loop. This factor causes oscillation to fail when this circuit configuration is implemented with conventional (lower speed) bipolar transistors [7]. Simulations for the InP oscillator of Fig. 1 show that a 5% tuning range can be obtained based on typical process models and a $-3.3\,-\,\text{V}$ power supply.

In order to improve the loop phase condition necessary for oscillation, a Darlington pair can be used in the feedback network in cascade with the common-emitter amplifier, as shown in Fig. 2. The delay introduced by the extra transistor in the Darlington pair improves the phase condition to the point where a 30% tuning range is achieved around the midband oscillation frequency. Naturally, the addition of a delay element in this loop results in a reduction of the maximum oscillation frequency. Simulations indicate that the maximum oscillation frequency of the core oscillator in Fig. 2 is approximately 30 GHz.

Another way of introducing excess phase or delay in a single-stage differential cell is to add a transistor pair in the gain section of the loop. A suitable approach is to add an extra HBT in a common-base configuration to the collector of each common-emitter HBT to form a cascode configuration, as shown in Fig. 3(a). Both $C_{\text{BE}}$ and $C_{\text{CE}}$ of the common-base transistor play a major role in the loop phase, compared to the previous circuit (Fig. 2) where mainly the $C_{\text{BE}}$ of the extra transistor in the Darlington pair was increasing the delay around the loop. Similar to the previous two core oscillators, this oscillator was simulated with its respective layout parasitics using the HSPICE scalable models developed for the InP HBTs. Simulations reveal that the core oscillator of Fig. 3(a) achieves a 50% tuning range, while maximum oscillation frequency is just a few gigahertz less than the maximum frequency achieved in the Darlington-based oscillator of Fig. 2. Robust oscillation is maintained under all simulated process models and temperature variations; as a result, this circuit was chosen for implementation and is studied in detail throughout the remainder of this paper.
A. Core Oscillator

The selected core oscillator, shown in Fig. 3(a), consists of a differential common-emitter followed by common-base (cascode configuration) and an emitter–follower buffer pair. The simulated open-loop frequency response of such a differential cell for a midband control voltage is shown in Fig. 3(b). In the simulation, the differential cell is opened at points \( A \) and \( B \) [cf. Fig. 3(a)] and the outputs are loaded by a similar stage (in a feedback configuration, the cell is loaded by its own inputs). The loading effect of an output buffer stage is also included in the simulation. Fig. 3(b) reveals that a frequency-dependent phase shift of \(-180^\circ\) occurs at about 19 GHz, while the small-signal gain at this frequency is around \(-2\) dB. Therefore, the gain–phase conditions are achieved for oscillation startup around this frequency. Additional simulations indicate that when control voltage \( (V_c - V_{ee}) \) is swept from 0.9 to 1.1 V, the gain magnitude is increased and the \( 180^\circ \) crossing point in the phase plot is shifted toward higher frequencies. The gain-bandwidth product is also increased.

The operation of the differential cell of Fig. 3(a) as an oscillator is guaranteed by the gain–phase condition. An increase in tail current increases \( f_T \) and the charging current of the parasitic capacitances, thus increasing the frequency of the oscillation. This is achieved by increasing the control voltage that simultaneously boosts the tail current of the differential cascode, as well as the bias currents of the emitter–follower pair. The oscillator stabilizes at a frequency where large-signal gain is 0 dB. The oscillation frequency is determined through transient simulations that take into account large-signal nonlinear effects. For this circuit, the oscillation frequency in transient simulation is about 20 GHz.

B. Complete VCO Circuit

The complete VCO circuit, shown in Fig. 4, includes an input voltage-to-current \((V/I)\) converter, the core oscillator, and a differential output driver stage. The input \( V/I \) converter, consisting of resistors and a diode-connected HBT, creates a reference current proportional to input control voltage. The reference current is mirrored to the tail current of the differential pair and to the bias current of the emitter–follower feedback HBTs. The output driver is a differential common-emitter amplifier with emitter degeneration driving 50-\(\Omega\) resistors both on- and off-chip (double-termination scheme). Thus, an equivalent load on the collector terminal of each HBT output driver is 25 \(\Omega\). All capacitors shown in Fig. 4 are parasitics, backannotated from the layout, except for two MIM capacitors bypassing the power supply and the base of the cascode HBTs.

C. Layout and Simulations

The layout of the InP VCO consists of a symmetrical configuration of 13 HBTs, 13 NiCr resistors, and 2 MIM capacitors. The transistor count is one-third of that in a three-stage InP ring oscillator [8]. The VCO cell layout shown in Fig. 5(a) has a physical size of 620 \(\mu m \times 318\) \(\mu m\), or about 0.2 \(\mu m^2\). The effect of parasitic interconnect capacitors, i.e., metal1–substrate \((M1–S)\), metal2–substrate \((M2–S)\), and metal1–metal2 \((M1–2)\) with or without an air bridge, is taken into account by extracting the area and perimeter of overlap geometries. The dominant component in most cases is the fringe (perimeter) capacitance. Through preliminary transient simulations of the VCO, those nodes with maximum sensitivity to parasitic capacitance \((\text{maximum } \Delta f/\Delta C)\) were identified in the feedback loop and ranked accordingly. The physical layout was then optimized to minimize capacitance at the most sensitive nodes. Cross-coupling capacitance, especially important between adjacent nodes with \(180^\circ\) phase difference, was reduced by allowing enough distance \((d > 5\mu m)\) between nodes on the same metal layer. Air-bridge structures were used as much as possible to minimize overlap capacitance between \(M1\) and \(M2\).

Fig. 5(b) shows the simulation testbench of the VCO. The output drivers are connected via on-chip wide (low-impedance) transmission lines (T-lines) to the output signal pads. The 50-\(\Omega\) resistors in the testbench represent external terminations, e.g., spectrum analyzer or power meter, while on-chip 50-\(\Omega\) NiCr resistors are included in the VCO on the collector of the output HBTs. The final circuit was characterized via backannotated (postlayout) transient simulations. A robust oscillation was sustained under all simulated process models (nominal, fast, slow) and control voltages varying from \(-2\) to 0 V. Fig. 6 shows the simulated output frequency of the InP VCO versus control
voltage based on nominal and corner models. Temperature simulations were performed in a range from 0°C to 100°C. While a temperature rise decreases the output frequency, the oscillation is maintained at a fairly constant output amplitude. Peak-to-peak
Fig. 6. Simulated frequency characteristics of the VCO over process models.

amplitude of an output node at midband varied from 460 to 425 mV when the temperature parameter (TEMPDC) was increased from 0 °C to 100 °C.

III. IMPLEMENTATION AND CHARACTERIZATION

The proposed wide-range VCO circuit was implemented using the InP–HBT process described in Section I. Fig. 7 (top) shows the die photomicrograph of the InP VCO. The implemented test chip contains two VCO circuits per die (with slight design variations in bias and supply), high-frequency signal pads, and standard pads for supply, ground, and control input. The signal pads have smaller size (60 × 60 μm²) and exhibit a capacitive loading under 20 fF. The die size is 1.2 × 1.2 mm². A close-up view of an implemented InP VCO is shown in Fig. 7 (bottom). The testing was performed on-wafer using a 50-Ω RF prober. Maximum frequency of oscillation of the VCO, measured on different InP wafers, varied from 18 to 23 GHz at a supply voltage of 3.3 V. Detailed measurements are presented here for an average die with maximum VCO frequency of 21.5 GHz. With a larger supply voltage of V_{cc} = 4 V, a maximum frequency of 30 GHz was obtained.

Fig. 8 shows the measured output frequency (solid line) and output power (dashed line) of the InP VCO versus input control voltage. The measured output frequency was adjustable from 13.75 to 21.5 GHz using a control voltage of −1.8 to 0 V. The average gain of the VCO was about 4.3 GHz/V. The VCO exhibits a wide tuning range of 45% around its midband frequency, as compared to tuning ranges of 1%–15% reported for VCOs with LC-tuned [9] or multivibrator oscillators [3]. The two outputs have 180° phase difference. The measured power obtained at each output varied from to over the input control range, as compared to a typical midrange simulation of −3 dBm.

Fig. 9 shows the output spectrum of the VCO for a midband oscillation frequency of 18.56 GHz. The measured phase noise, as indicated on the spectrum, was −87.6 dBc/Hz at 1-MHz offset frequency and with a slightly enhanced test setup, eliminating noise introduced from control and supply voltage, even better phase noise was obtained. Fig. 10 shows a plot of output phase noise versus offset frequency obtained while the VCO was running at 18.69 GHz. The measured phase noise at 1-MHz offset to the carrier was −90.0 dBc/Hz; i.e., 2–3-dBc/Hz improvement in the phase noise. At 10-MHz offset frequency, the phase noise was −109.5 dBc/Hz. The phase noise is comparable to those reported for ring oscillators. A comparison between measurements and simulations indicates that the measured results lie between nominal and slow models.

The design proposed in this paper consists of 13 HBTs and dissipates 130 mW of power from a −3.3-V supply. The measurement done at 18.56 GHz includes power dissipation in the input control circuit, the VCO core, and the output drivers. The differential core has an approximate power consumption of 80 mW at center frequencies. By comparison to conventional
delivering a measured power level of $\pm 2.8$ to $\pm 8$ dBm. Total power consumption is 130 mW at 18.6 GHz and increases with the output frequency. At 1-MHz offset to the carrier, the measured phase noise is $-90.0$ dBc/Hz and has a slope of about $-20$ dBc/Hz per decade.

**ACKNOWLEDGMENT**

The authors would like to thank TRW for providing access to the InP HBT technology and, in particular, A. Gutierrez-Aitken, TRW, Redondo Beach, CA, for his technical assistance.

**REFERENCES**


**IV. CONCLUSION**

The design and implementation for fiber-optic applications of a 20-GHz-band differential InP VCO was presented. The design is based on positive feedback on a single-stage differential amplifier. The main advantage of the proposed VCO is the wide tunable frequency range, which can be used to compensate for process or temperature variations when used within a PLL. Other features include low power, low transistor count, and, hence, area efficiency compared to conventional ring oscillators. The implemented InP VCO has an adjustable frequency range of 45% around its midband frequency. A typical VCO on implemented wafers operates from 13.75 to 21.5 GHz. The proposed InP VCO provides two complementary outputs each
Namdar Saniei (S’00) received the B.Sc. degree from the University of Nevada, Reno, in 1989, and the M.Sc. degree from the University of California at Davis in 1992, both in electrical engineering, and is currently working toward the Ph.D. degree on high-speed optical communication VLSI circuits at the University of Toronto, Toronto, ON, Canada.

From 1990 to 1992, he was a Research Assistant at the University of California at Davis. In 1993, he was a faculty member with the Department of Electrical and Computer Engineering, Dr. Beheshti (Melli) University, Tehran, Iran, and then became the Chairman (for two years) and Liaison (for two years) of this department and for industry. During the same period, he conducted joint research on digital radio and satellite communication systems with the Iran Telecommunication Research Center. Since 1999, he has been with the Department of Electrical and Computer Engineering, University of Toronto.

Sorin P. Voinigescu (S’90–M’95), photograph and biography not available at time of publication.

Michael C. Maliepaard (M’89) received the B.Sc. degree in physics from the Queen’s University, Kingston, ON, Canada in 1985, and the Ph.D. degree in physics from Cambridge University, Cambridge, U.K., in 1989.

In 1989, he joined the Silicon Process Technology Department, Nortel, where he was a Reliability Physicist. His work focused on providing electrostatic discharge (ESD) protection, latch-up immunity, and hot-carrier characterization for CMOS and BiCMOS processes. He also provided design, modeling, and characterization of electrically programmable read-only memory (EPROM) and fuse programmable read-only memory (PROM) core cells. After a period of involvement with parametric yield issues for silicon fabrication, he then joined the Technology Alliances Department, Nortel, where he has led projects in the evaluation of external technologies for both wireless and broad-band applications. His research interests include high-performance benchmark circuit design and measurement, and high-performance semiconductor technology definition.

C. André T. Salama (S’60–M’66–SM’84–F’87) received the B.A.Sc. (with honors), M.A.Sc., and Ph.D. degrees from the University of British Columbia, Vancouver, BC, Canada, in 1961, 1962 and 1966, respectively, all in electrical engineering. From 1962 to 1963, he was a Research Assistant at the University of California at Berkeley. From 1966 to 1967, he was a Member of Scientific Staff with Bell Northern Research, Ottawa, ON, Canada, where he was involved in the area of integrated circuit design. Since 1967, he has been with the Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada, where he held the J. M. Ham Chair in Microelectronics from 1987 to 1997. In 1992, he became a University Professor. He has served as a consultant to the semiconductor industry in Canada and the U.S. He is the Scientific Director of Micronet, a network of centers of excellence focusing on microelectronics research, which is funded by the Canadian Government. He is also a Principle Investigator for Communications and Information Technology Ontario, a center of excellence funded by the Province of Ontario. He has authored or co-authored numerous technical journal papers. He holds 11 patents. He is an Editorial Board member of Solid State Electronics and the Analog IC and Signal Processing Journal. His research interests include the design and fabrication of semiconductor devices and integrated circuits with emphasis on deep sub-micrometer devices, as well as circuits and systems for high-speed low-power signal-processing applications.