# ECE 454 Computer Systems Programming

Final Review

Ashvin Goel, Ding Yuan ECE Dept, University of Toronto

# Course Evaluation

- Course instructors:
  - Ashvin Goel
  - Ding Yuan
- TAs:
  - Lab 1 (Program profiling): Dino (Ao) Li, Shafin Haque
  - Lab 2 (Rendering engine optimization): Robin Li, Eric Xu
  - Lab 3 (Dynamic memory allocator): Hang Yan, Kai Shen
  - Lab 4 (Hash table parallelization): Shafin Haque, Dino (Ao) Li
  - Lab 5 (Game parallelization): Zhihao Lin, Guozhen Ding

# Announcements


- Final exam
  - Physical exam
  - Types of questions will be similar to midterm
  - Time: Tue, Dec 18, 2:00-4:30 PM

# Final Mechanics

- Final exam will cover all the material from the course
  - CPU architectures, compiler optimizations, performance optimization
  - Cache performance, dynamic memory and modern allocators
  - Threads and synchronization, parallel architectures and performance, memory consistency, better locking methods, avoiding locking
- Based upon lecture material and labs

# What we have learnt

#### Sequential program optimization:




- CPU architecture
- Profiling
- Compiler optimization
  - Memory hierarchy
    - Cache optimization
    - Dynamic memory





#### Parallel programming on single machine:



- Threads
- Synchronization
- Parallel architecture and performance
- Memory consistency
- Better locking
- Avoiding locking

### **CPU** Architectures

- Key techniques that make CPU fast
  - Pipelining
  - Branch prediction
  - Out-of-order execution
  - Instruction-level parallelism
  - Simultaneous multithreading

# CPU architecture: Intel

	Year	Processor	Tech.	CPI
<b>→</b>	1971	4004	no pipeline	n
<b>→</b>	1985	386	pipeline branch prediction	close to 1 closer to 1
<b>→</b>	1993	Pentium	Superscalar	< 1
<b>→</b>	1995	PentiumPro	Out-of-Order exe	e. <b>«1</b>
<b>→</b>	2000	Pentium IV	SMT	<<< <u>1</u>

# Profiling

- Tools for profiling
  - gprof
  - gcov
  - unix time
  - perf
- Rationale behind profiling?
  - Amdahl's law
    - speedup = OldTime / NewTime
  - Implications of Amdahl's law?

# Compiler optimizations

- Machine independent (apply equally well to most CPUs)
  - Constant propagation
  - Constant folding
  - Common subexpression elimination
  - Copy propagation
  - Dead code elimination
  - Loop invariant code motion
  - Function inlining

GCC -O1 (only inline very small func.)

- Machine dependent (apply differently to different CPUs)
  - Instruction selection, scheduling

Loop unrolling

GCC - 02 GCC - 03


Might need to do manually.

# Role of the Programmer

How should I write my programs, given that I have a good, optimizing compiler?

- Don't: Smash Code into Oblivion
  - Hard to read, maintain, & assure correctness
- Do:
  - Select best algorithm
  - Write code that's readable & maintainable
    - Procedures, recursion
    - Even though these factors can slow down code
  - Eliminate optimization blockers
    - Allows compiler to do its job
- Focus on inner loops
  - Do detailed optimizations where code will be executed repeatedly
  - Will get most performance gain here

# Cache performance




# Why Caches Work

• Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently


#### Temporal locality:

 Recently referenced items are likely to be referenced again in the near future



#### Spatial locality:

• Items with nearby addresses tend to be referenced close together in time



#### Optimize your program for cache performance

#### Write code that has locality


- Spatial: access data that is contiguous
- Temporal: make sure access to the same data is not too far apart in time

#### How to achieve locality?

- Proper choice of algorithm
- Loop transformations
  - Tiling

# Dynamic memory management

• How do we know how much memory to free just given a pointer?



- How do we keep track of the free blocks?
  - Implicit list
  - Explicit list
  - Segregated free list
- How do we pick a block to use for allocation -- many might fit?
- How do we reinsert a freed block?
- How do phkmalloc and jemalloc work?

# Multithreading

- What is multithreading?
- How do we share data across different threads?
- Mutual exclusion and synchronization
  - Data race
  - Deadlock
- How to use pthread libraries to program
- Coarse-grain lock vs. fine-grain lock

# Example: Parallelize this code

```
for( i=1; i<100; i++ ) {
    a[i] = ...;
    ...;
    ... = a[i-1];
}
```


- Problem: each iteration depends on the previous
- Solution: appropriate synchronization

```
a[3] = ...; a[4] = ...; a[5] = ...; ... ... ... ... ... a[4] = ...;
```

```
a[4] = ....;
... = a[3];
a[3] = ....;
a[5] = ....;
... ... ... ... ... ... ... ... = a[4];
```

# Parallel architectures

- Cores have their private caches
- Cache lines may be duplicated
- Need protocol to ensure consistency



SMP (Symmetric multiprocessing)

# Cache coherence

- MESI
  - Modified
  - Exclusive
  - Shared
  - Invalid
  - Why is "Exclusive" needed?
- What is false sharing?
  - Why it is bad?




Image src.: http://en.wikipedia.org/wiki/MESI\_protocol

# Performance implications of parallel architecture

- Cache coherence is expensive (more than you thought)
  - Avoid unnecessary sharing (e.g., false sharing)
  - Atomic operations are expensive
    - Avoid unnecessary coherence (e.g., better locks)
- Crossing sockets is a killer
  - Can be slower than running the same program on single core!
  - pthread provides CPU affinity mask
    - pin cooperative threads on cores within the same die

# Memory Consistency

- Difference between memory coherence and consistency
- What is sequential consistency?
- Why is it expensive to implement sequential consistency
- Processor optimizations that lead to violating sequential consistency
- Using memory barriers for correct memory ordering


## Better Locks

- How are locks implemented?
- Why is locking expensive?
- Why focus on spinlocks?
- Why are TTAS locks better than TAS spinlocks?
- Why are ticket locks better than TTAS locks?
- Why are queuing locks better than ticket locks?
- How are these locks implemented and what impact do they have on cache coherence?

# Avoiding Locks

- What are the challenges with locking?
- What is non-blocking synchronization (NBS) and how is it implemented?
- What is the ABA problem?
- What is RCU and how is it implemented?
  - How does it compare to NBS?
  - What are the various components of RCU and how do they interact with each other?

# Technology is always changing



# Is what we have learnt still going to be useful in 20 years?

- Why ask me now? Ask me in 2045...
- Technology is going to change ...
  - Some techniques might not be relevant
  - Performance might not be very important at all
    - Correctness, easy-to-program, scalability, energy consumption...
- However, key ideas will still hold!
  - "There is nothing new under the sun"
  - Amdahl's law: optimize for the bottleneck
  - Cache: CPU cache -> memory cache (-> memcached -> CDN)
  - Parallelization
  - Avoid unnecessary computation (e.g., unnecessary sharing, sync., etc.)

# More important: critical thinking

- "Why" is far more important than "how"
  - For each technique we have learnt, we discussed the "why"
    - E.g., why cache coherence impacts performance? why multi-core?
  - "How" is just a natural consequence of understanding "why"
  - The capability of asking the right "why" question and finding out the answer will keep you at the cutting edge of technology trends
- Skepticism + curiosity
  - Do we really need this technology?

# The End

- Congratulations on surviving ECE 454!
  - It's a challenging course, but I hope you found it worthwhile
- Good luck, and thanks for a great class!
  - You guys were really pushing me hard and asking the hard questions...
  - I really enjoyed it, and I hope the feeling is mutual

And if you haven't done so, please submit your course evaluation, thanks!