Minimizing FPGA Interconnect Delays

Abstract

Optimizing FPGA routing architectures for speed performance also involves improving the CAD tools for mapping circuits. Although their results are sensitive to the tools used, the authors draw several basic conclusions about both FPGA routing architectures and CAD tools.

Reference

Stephen D. Brown, Muhammad Khellah, and Zvonko Vranesic, "Minimizing FPGA Interconnect Delays," IEEE Design and Test of Computers, Vol. 13, No. 4, 1996, pp. 16-23.

(Download Full Paper)