8
Design Objectives of EVE
1.
Target real FPGA architecture : Xilinx
Virtex-E
2.
Give full low-level control
3.
Give instant performance feedback
4.
Assist pipelining
•
•
(3&4) not supported by Xilinx Tools
