EVE: A CAD Tool Providing Placement and Pipelining Assistance for High-Speed FPGA Circuit Designs

Flip-Flop Synthesis and Placement

•Determine placement of flip-flop on most critical edge first •An area of valid locations are explored, and the best location is picked for each FF •Real routing delay values (previously stored in delay database) are used to evaluate positions