EVE: A CAD Tool Providing Placement and Pipelining Assistance for High-Speed FPGA Circuit Designs

Implementation of TEMP mode

•Instant feedback

–Internal Timing Analysis

•Accurate timing

–Database of real delays

–Compression by 100x (100MB->1MB)

•High Interactivity

–Integrate tightly with Xilinx backend (FPGA Editor) for quick incremental P&R,timing

–