\begin{thebibliography}{10}

\bibitem{kn:rose91}
J.~Rose and S.~Brown, ``Flexibility of interconnection structures for
  field-programmable gate arrays,'' {\em IEEE Journal of Solid-State Circuits},
  vol.~26, pp.~277--282, March 1991.

\bibitem{kn:altera95}
{Altera Corporation}, {\em Datasheet: {FLEX 10K} Embedded Programmable Logic
  Family}, July 1995.

\bibitem{kn:actel95}
{Actel Corporation}, {\em Datasheet: 3200DX Field-Programmable Gate Arrays},
  1995.

\bibitem{kn:xilinx94}
Xilinx, Inc., {\em The Programmable Logic Data Book}, 1994.

\bibitem{kn:att93}
AT\&T Microelectronics, {\em Product Brief: {AT}\&{T} Optimized Reconfigurable
  Cell Array ({ORCA}) Series Field-Programmable Gate Arrays ({FPGAs})}, April
  1993.

\bibitem{kn:wilton95}
S.~J.~E. Wilton, J.~Rose, and Z.~G. Vranesic, ``Architecture of centralized
  field-configurable memory,'' in {\em ACM/SIGDA International Symposium on
  Field-Programmable Gate Arrays}, pp.~97--103, 1995.

\bibitem{kn:ngai95}
T.~Ngai, J.~Rose, and S.~J.~E. Wilton, ``An {SRAM-Programmable}
  field-configurable memory,'' in {\em IEEE Custom Integrated Circuits
  Conference}, pp.~499--502, May 1995.

\bibitem{kn:koul92}
J.~L. Kouloheris and A.~E. Gamal, ``{PLA-based} {FPGA} area versus cell
  granularity,'' in {\em 1992 Custom Integrated Circuits Conference},
  pp.~4.3.1--4.3.4, 1992.

\bibitem{kn:sentovich92}
E.~Sentovich, ``{SIS:} {A} system for sequential circuit analysis,'' tech.
  rep., Electronics Research Laboratory, University of California, Berkeley,
  May 1992.

\bibitem{kn:cong92}
J.~Cong and Y.~Ding, ``{An} optimal technology mapping algorithm for delay
  optimization in lookup-table based {FPGA} designs,'' in {\em IEEE/ACM
  International Conference on Computer-Aided Design}, pp.~48--53, November
  1992.

\bibitem{kn:wilton96}
S.~J.~E. Wilton, {\em Architecture of Field-Configurable Memory}.
\newblock PhD thesis, University of Toronto, in preparation.

\bibitem{kn:wilton96b}
S.~J.~E. Wilton and N.~P. Jouppi, ``{CACTI:} an enhanced cache access and cycle
  time model,'' {\em IEEE Journal of Solid-State Circuits}, vol.~31,
  pp.~677--688, May 1996.

\end{thebibliography}
