### 20.7 A 6.7-to-9.2GHz 55nm CMOS Hybrid Class-B/Class-C Cellular TX VCO

Luca Fanori<sup>1,2</sup>, Antonio Liscidini<sup>1</sup>, Pietro Andreani<sup>2,3</sup>

<sup>1</sup>University of Pavia, Pavia, Italy <sup>2</sup>Lund University, Lund, Sweden <sup>3</sup>ST-Ericsson, Lund, Sweden

The design of very-wide-band CMOS voltage-controlled oscillators (VCOs) compliant with the phase-noise specifications of cellular transmitters is non-trivial, especially considering the GSM standard, where the phase noise exhibited by the local oscillator (LO, generated by the cascade of VCO, buffers, and usually frequency dividers) should be several dB below -162dBc/Hz at 20MHz frequency offset from the carrier. As shown in [1], challenging phase-noise requirements can embrace the WCDMA transmitter as well (e.g. -166dBc/Hz at 45MHz frequency offset for WCDMA band VIII), if cheap antenna duplexers are chosen to minimize costs. In such scenarios, and particularly in the very relevant case of WCDMA transmitting at moderate power levels, the LO power efficiency is still one of the limiting factors for a long-lasting battery life, motivating the ongoing quest for VCO power optimization.

Besides improving the quality factor (Q) of the LC-tank, which is of fundamental importance but represents a technological rather than a circuit limitation, the Class-C oscillator of Fig. 20.7.1(a) is an attractive candidate for power reduction. In fact, as demonstrated in [2], Class-C operation results (ideally) in a 36% lower bias current, compared to the commonly used Class-B oscillator, for the same oscillation amplitude and phase noise. This is because the conversion of bias current into fundamental current harmonic is more efficient in Class-C (with an ideal conversion factor <sub>C</sub> equal to 2) than in Class-B (ideal conversion factor  $\alpha_{\rm B}=4/\pi$ ).

There are, however, issues that must be solved before a low-phase-noise Class-C oscillator can be used efficiently. The primary concern is that the oscillator should indeed work in Class-C, which entails that the drain-to-source voltages of M1/M2 should not drop below their overdrive voltage. This is accomplished with the shift of the dc bias voltage  $V_{bias}$  at the gate of M1/M2, which works very well in a low bias-current scenario, where  $V_{bias}$  may be as low as the threshold voltage  $V_t$  of M1/M2 [2]. This, in turn, allows the oscillation amplitude to be a large fraction of the available supply voltage  $V_{dd}$ , before M1/M2 are pushed into the linear region. Thus, the oscillator figure-of-merit (FOM) may be extremely high, and at the same time the phase-noise performance may be inadequate for cellular standards [2]. If we now decrease the LC-tank impedance and increase the bias current, in an attempt to achieve a much lower phase noise, we are forced to increase  $V_{bias}$  as well, with the adverse consequence of decreasing the maximum allowed oscillation amplitude.

It should be noted, however, that the value of V<sub>bias</sub> needed to ensure startup is in this case much higher than its steady-state value [2], since the oscillation begins in Class-A, but settles in Class-C. This key observation was used in [3] to design a composite oscillator made of a Class-C oscillator core with a very low V<sub>bias</sub>, together with an additional transistor pair working much closer to Class-B, whose task is to start up the Class-C pair (Fig. 20.7.1(b)). The approach in [3], itself targeting an ultra-low-voltage, high-phase-noise application, can be modified to achieve a low phase noise as well, by introducing suitable bias networks for the two transistor pairs (in fact, in the absence of an explicit current-limitation mechanism [3], current consumption is in practice checked only by the Class-C transistors entering the linear region, defeating the goal of Class-C operation itself).

Figure 20.7.2 shows the schematic diagram of the proposed hybrid Class-B/Class-C oscillator. The bias current is injected into the LC tank by  $M_{bias}$ , while the amount of current drained by the Class-B core ( $M_{B1}/M_{B2}$ ) is set by the switchable resistance  $R_{tail}$ . The large capacitor  $C_{top}$  is instrumental for operating  $M_{C1}/M_{C2}$  in Class-C, in the same fashion as  $C_{tail}$  in Fig. 20.7.1 (a). Since the role of  $M_{B1}/M_{B2}$  is primarily to ensure a reliable startup of  $M_{C1}/M_{C2}$  across PVT variation, only 20% of the (maximum) bias current is diverted into  $M_{B1}/M_{B2}$ . At the same time,  $V_{bias}$  is allowed to be as low as the threshold voltage of  $M_{C1}/M_{C2}$  slightly out of the saturation region when carrying the maximum current; however, the current waveforms are still effectively Class-C for all operational current levels. Assuming conservatively that the Class-C for all operational current to a purely Class-B oscillator with identical performance.

In fact, a lower bias current results in a more ideal design as well; furthermore, the impact of bias current noise is lower in the hybrid oscillator, where most of it is filtered by  $C_{top}$  [2]. The phase-noise expression for the hybrid oscillator in the  $1/f^2$  region is found employing the theory in [2], and is reported in Fig. 20.7.3(a).

As already mentioned, an important difference between the oscillator of Fig. 20.7.1(a) and the proposed one is that  $M_{C1}/M_{C2}$  in Fig. 20.7.2 lack source feedback. As a consequence, in the absence of  $R_{dcpl}$ , the low-frequency noise from  $R_{C1}/R_{C2}$  finds a straightforward path to the tank, where it is converted into phase noise by unavoidable AM-to-PM conversion mechanisms. A 5M $\Omega$   $R_{dcpl}$  pushes such noise at low (offset) frequencies, where it is easily removed by the phase-locked loop where the VCO is going to work.

The VCO has been designed in a standard 55nm CMOS process and tested. The single-turn 0.25nH inductor has an estimated Q of 15 at 7GHz. Since  $M_{B1}/M_{B2}$  carry a small fraction of bias current, their width is only 1/8 of that of  $M_{C1}/M_{C2}$ , which minimizes the parasitic capacitances. All transistors are thick-oxide devices with a length of 200nm.

The VCO is tunable from 6.7GHz to 9.2GHz with a 7b coarse MOM capacitor bank, a 6b fine MOM capacitor bank, and an AMOS varactor for continuous tuning having an average range of 15MHz. After division by 4/8, all GSM bands and several WCDMA bands are covered. The value of  $V_{bias}$  at the gates of the Class-C pair  $M_{C1}/M_{C2}$  was set to 500mV, and it was checked that increasing it to 600mV did not deteriorate appreciably the VCO performance.

Figure 20.7.3(b) shows the phase noise plot at minimum, middle, and maximum frequency, for a power supply of 1.5V and a current consumption of 18mA, after on-chip frequency division by 2 (using the divider presented in [4]) to ease measurements. The phase noise at 2MHz offset for the middle plot (with a carrier frequency of 3.95GHz) is -137dBc/Hz, which extrapolates to -157dBc/Hz at 20MHz offset, and to -169dBc/Hz after further frequency division by 4. This shows that the GSM/WCDMA phase-noise specifications mentioned in the introduction are met with margin. The  $1/f^3$  noise corner varies between 100kHz and 300kHz.

Figure 20.7.4 shows a phase noise plot when  $M_{C1}/M_{C2}$  operate in Class-B, obtained by raising  $V_{bias}$  to 1.2V. The penalty compared to Class-C operation is slightly higher than 2dB at 2MHz.

Figure 20.7.5 displays the phase noise at 400kHz/2MHz offset and figure-ofmerit (FOM) vs. oscillation frequency (divided by 2). The maximum FOM is above 189dBc/Hz, and varies approximately 1dB across the tuning range. This is comparable to the FOM of the VCO in [1], which was designed in an RF CMOS process. Finally, Fig. 20.7.6 summarizes the VCO performance as well as comparing it with other published VCOs meeting cellular specification. A die micrograph of the VCO, with core dimensions 700µm×700µm, is shown in Fig. 20.7.7.

### Acknowledgments:

This research has been supported by the European Project Marie Curie FP7-PE0-PLE-2009-IAPP project number n° 251399. The authors want to thank Marvell for technology access and Steve Shia (TSMC) for his support.

#### References:

[1] P. Andreani et al., "A TX VCO for WCDMA/EDGE in 90nm RF CMOS", *IEEE J. Solid-State Circuits*, vol. 46, no. 7, pp. 1618-1626, July 2011.

[2] A. Mazzanti and P. Andreani "Class-C Harmonic CMOS VCOs, with a General Result on Phase Noise", *IEEE J. Solid-State Circuits*, vol. 43, no. 12, pp. 2716-2729, Dec. 2008.

[3] K. Okada et al., "A 0.114mW Dual-Conduction Class-C CMOS VCO with 0.2V Power Supply", *IEEE Symp. VLSI Circuits*, pp. 228-9, June 2009.

[4] S. Pellerano et al., "A 13.5mW 5GHz Frequency Synthesizer With Dynamic-Logic Frequency Divider", *IEEE J. Solid-State Circuits*, vol. 39, no. 2, pp. 378-383, Feb. 2004.

[5] C. M. Hung et al., "A Digitally Controlled Oscillator System for SAW-Less Transmitters in Cellular Handsets", *IEEE J. Solid-State Circuits*, vol. 41, no. 5, pp. 1160-1170, May 2006.

[6] S. Dal Toso et al., "A 0.06 mm<sup>2</sup> 11mW Local Oscillator for the GSM Standard in 65nm CMOS", *IEEE J. Solid-State Circuits*, vol. 45, no. 7, pp. 1295-1304, July 2010.

[7] P. Ruippo et al., "An UMTS and GSM Low Phase Noise Inductively Tuned LC VCO", *IEEE Microwave and Wireless Component Letters*, vol. 20, no. 3, pp. 163-165, March 2010.

## ISSCC 2012 / February 22, 2012 / 11:45 AM











re-of-merit (FOM), vs. oscillation frequency (divided by 2).



Figure 20.7.2: Proposed hybrid Class-B/Class-C oscillator.



Figure 20.7.4: Phase noise measurements at mid-band, for  $V_{bias} = 1.2V$  ( $M_{C1}/M_{C2}$  operating in class-B), and  $V_{bias} = 0.5V$  ( $M_{C1}/M_{C2}$  operating in Class-C), keeping a constant power consumption.

	This work	[1]	[5]	[6]	[7]
Frequency Range [GHz]	6.7-9.2 (31%)	2.55-4.08 (46%)	3.29-3.98 (19%)	13-15 (15%)	2.9-5.4 (60%)
Phase Noise [dBc/Hz] at mid-band	-137 @ 2MHz after division by 2	-156 @ 20MHz	-149 @ 3MHz after a division by 4	-133 @ 3MHz after a division by 4	-126 @ 1MHz
Estimated Phase Noise @ 20MHz from 915MHz [dBc/Hz]	-169	-168	-167	-162	-164
Power Supply [V]	1.5	1.2	1.4	1.2	1.8
Current Consumption [mA]	18	19	18	7	7.5
FOM [dBc/Hz]	188-189	188	186	185	185-190
Technology (CMOS)	55 nm	RF 90 nm	90 nm	65 nm	130 nm

Figure 20.7.6: Comparison with the state-of-the-art in cellular TX VCO design

# **ISSCC 2012 PAPER CONTINUATIONS**

