

THE DESIGN OF A HIGH-RESOLUTION CMOS COMPARATOR

Chu Phoon Chong and Kenneth C. Smith

Department of Electrical Engineering
University of Toronto
Toronto, Ontario
Canada M5S-1A4

Abstract

This paper describes the design of a high resolution CMOS comparator. Equations for the tradeoff among parameters such as offset-cancellation time, comparison time and input-voltage resolution are given. The cross-multiplexed technique (XMT) described in this paper has been used in the design of a CMOS comparator with an input-voltage resolution of 70 μ V and a maximum comparison time of 1.8 μ s.

Introduction

Many techniques have been introduced in the literature for implementing high-speed high-resolution CMOS comparators. In general, during setup time, capacitors are used to store the input offset-voltage of the comparator, which is then subtracted from the input voltage during comparison time. Conventional single-ended CMOS comparators suffer from the large error voltage caused by the charge-pumping effect of the associated CMOS switch. While a differential CMOS comparator is able to cancel the error voltage partially due to its differential-input configuration, the effectiveness of such cancellation is very much dependent on the matching of the two channels of the comparator both electrically and physically. This puts additional constraints on the layout of the CMOS comparator.

Currently, a popular technique for reducing the charge-pumping effect employs two differential-input pairs [1], [2]. One differential pair performs the function of voltage comparison, while the other with a lower transconductance gain, performs the function of offset cancellation. This results in a great reduction in the effective error voltage caused by the charge-pumping effect.

In this paper, we study two CMOS comparators using the offset-cancellation technique described above. One of the two CMOS comparators analyzed uses a technique, called cross-multiplexed (XMT) to increase the effective input voltage [2]. The results of our analysis may be used to optimize the performance of these CMOS comparators for any given application.

A CMOS comparator without the cross-multiplexed technique

Figure 1 shows the input stage of a CMOS comparator. One differential pair, N_1 with N_2 , performs the function of voltage comparison, while the other differential pair, N_3 with N_4 , performs the function of keeping the output voltage of the first stage to be approximately at V_{ref} . The magnitude of the effective error voltage V_{os} has been shown to be [2]

$$V_{os} = \left(\frac{I_c \beta_{3,4}}{I_o \beta_{1,2}} \right)^{1/2} V_{os} \quad (1)$$

where V_{os} is the actual error voltage produced by the charge-pumping effect and, $\beta = W\mu C_{ox}/L$. Thus, V_{os} may be made as small as possible by choosing $I_o \beta_{1,2}$ as large as possible.

The closed-loop gain of the differential pair, N_3 with N_4 , after the switch is closed may be expressed as

$$(A_f)_{3,4} = \frac{A_{fm}}{1 + \frac{g}{P_f}} \quad (2)$$

where

$$A_{fm} = \frac{g_{m3,4} R_o}{1 + g_{m3,4} R_o} \approx 1, \quad P_f = \frac{1 + g_{m3,4} R_o}{R_o C} \approx \frac{g_{m3,4}}{C}$$

and

$$C = C_1 + C_2$$

In the time domain, equation (2) has the form

$$V_c(t) = V_{ref} - \left[V_{ref} - V_c(0^+) \right] e^{-\frac{g_{m3,4} t}{C}} \quad (3)$$

We define the parameter, α , the offset-cancellation factor as

$$\alpha = \frac{V_c(t_{oc})}{V_c(\infty)} = 1 - \left[1 - \frac{V_c(0^+)}{V_{ref}} \right] e^{-\frac{g_{m3,4} t_{oc}}{C}} \quad (4)$$

where t_{oc} is the time allowed for offset cancellation. It follows that

$$t_{oc} = \frac{1}{P_f} \ln \left(\frac{1 - \frac{V_c(0^+)}{V_{ref}}}{1 - \alpha} \right) \quad (5)$$

From equation (1), we may write

$$\gamma = \frac{V_{os}}{V_{os}} = \left(\frac{I_c \beta_{3,4}}{I_o \beta_{1,2}} \right)^{1/2} \quad (6)$$

where γ is termed the offset-improvement factor.

Since $P_f \approx \frac{g_{m3,4}}{C}$, we may express

$$P_f \approx \left(\frac{2I_c \beta_{3,4}}{C^2} \right)^{1/2} \quad (7)$$

Combining equations (6) and (7) we get

$$\gamma \approx P_f \left(\frac{C^2}{2I_o \beta_{1,2}} \right)^{1/2} \quad (8)$$

A figure of merit may be obtained by combining equations (5) and (8):

$$t_{oc}\gamma \approx \left(\frac{C^2}{2I_o\beta_{1,2}} \right)^{1/4} \ln \left(\frac{1 - \frac{V_c(0^+)}{V_{ref}}}{1 - \alpha} \right) \quad (9)$$

The three important parameters contained in equation (9) are α , t_{oc} and γ which determine, respectively, the effectiveness of offset cancellation, the length of time for offset-cancellation and the magnitude of the effective error voltage due to charge pumping effect. Thus, for given values of C and $I_o\beta_{1,2}$, a tradeoff between $t_{oc}\gamma$ and α may be performed using equation (9). A tradeoff between t_{oc} and γ may then be done by choosing an appropriate value for $I_o\beta_{3,4}$.

During the comparison phase of an operation cycle, the switch shown in figure 1 is open and the input voltage is applied to the input terminals of the differential pair, N_1 with N_2 . However, the gain of the input stage is usually not high enough, and to increase the output voltage swing, the output of the input stage is coupled through a capacitor to two inverters connected in series, as shown in figure 2 [2]. By adding a third switch, S_3 , which is turned on close to the end of the comparison phase, the output stage may be converted to a latch.

The a.c. model of the resulting comparator is shown in figure 3. We assume $C_c \gg C_i$ and that C_c may be replaced by a wire. The output voltage of the comparator in the time domain may be expressed as

$$V_o(t) = \frac{G_{m1}G_{m2}G_{m3}V_{im}}{6C_L C_i(C_i + C_c)} t^3 + \frac{G_{m2}G_{m3}V_2}{2C_i C_L} [V_2(0^+) - V_{off1}] t^2 + \frac{G_{m3}}{C_L} [V_3(0^+) - V_{off2}] t + V_o(0^+) \quad (10)$$

where V_{off1} and V_{off2} are the input offset voltages of the two inverters, and the input voltage is given by $V_i(t) = V_{im}u(t)$.

According to equation (10) the response time of the comparator is a function of the initial output voltages of each stage. If no offset-cancellation mechanism is employed, the response time of the comparator will be unpredictable, for it is a function of the input voltage in the previous cycle.

As well, the inverters have high frequency-cutoff characteristic, and the offset cancellation time of the output stage is certainly much smaller than that of the input stage. Thus, the offset cancellation time of the comparator as a whole is dominated by that of the input stage. It follows that, with the offset-cancellation mechanism, the response time may be expressed as

$$t_d = \left(\frac{6C_L C_i (C_i + C_c) [V_o(t_d) - V_o(0^+)]}{G_{m1}G_{m2}G_{m3}V_{im}} \right)^{1/3} \quad (11)$$

The value of $V_o(t_d)$ is dependent on the resolution of the latch. Since the effective offset voltage of the latch is $V_{off1} - V_{off2}$, it follows that $V_o(t_d) > |V_{off1} - V_{off2}| + V_o(0^+)$. If no latch is used (S_3 is eliminated) then $V_o(t_d)$ will have to be greater than $3V_{DD}/4$. Note that if a square-wave clock signal were to be used, the comparator should be optimized so that t_{oc} is approximately equal to t_d .

A CMOS comparator with the cross-multiplexed technique

When XMT is incorporated into the comparator, the input voltage is applied to the input terminals in both setup and comparison phases of an operation cycle. However, the polarity of the input voltage is reversed between the two phases of operation by the use of switches [2]. It has been shown elsewhere [2] that such reversal of the input-voltage polarity results in an improvement of the resolution of the comparator.

In this case, the output current of the differential pair, N_1 with N_2 , is not zero during the setup phase (as shown in figure

4) and may be expressed as

$$I_{os} = \frac{V_{im}}{2} g_{m1,2} \quad (12)$$

In order for the output current to be zero after an infinite interval of time, the final voltage across the capacitor ($C_1 + C_i$) must be

$$V_c(\infty) = \frac{2I_{os}}{g_{m3,4}} + V_{ref} \quad (13)$$

It follows that the output voltage may be expressed as

$$V_c(t) = \frac{2I_{os}}{g_{m3,4}} + V_{ref} \left\{ \frac{2I_{os}}{g_{m3,4}} + V_{ref} - V_c(0^+) \right\} e^{-\frac{g_{m3,4}}{C} t} \quad (14)$$

The offset-cancellation parameter, α , now becomes

$$\alpha = 1 - \left\{ 1 - \frac{V_c(0^+)}{\frac{2I_{os}}{g_{m3,4}} + V_{ref}} \right\} e^{-\frac{g_{m3,4}}{C} t_{oc}} \quad (15)$$

and

$$t_{oc}\gamma \approx \left(\frac{C^2}{2I_o\beta_{1,2}} \right)^{1/4} \ln \left(\frac{1 - \frac{V_c(0^+)g_{m3,4}}{2I_{os} + V_{ref}g_{m3,4}}}{1 - \alpha} \right) \quad (16)$$

The value of $V_c(0^+)$ in this case is a function of both the leakage current of the capacitor and the input voltage during the previous setup phase. For the circuit shown in figure 1, for an input voltage with zero common-mode component, the value of $V_c(0^+)$ should stay between 0 V and V_{DD} ($\approx 2V_{ref}$). Thus, according to equation (16), possible values of $t_{oc}\gamma$ should be

$$0 < t_{oc}\gamma < \left(\frac{C^2}{2I_o\beta_{1,2}} \right)^{1/4} \ln \left(\frac{1}{1 - \alpha} \right) \quad (17)$$

At the end of the setup phase, the output current of the differential pair, N_3 with N_4 , may be expressed as

$$|I_{d4} - I_{d3}| = \alpha I_{os} \quad (18)$$

Thus, the total output current of the input stage is

$$i_{o1} = (1 + \alpha) G_{m1} V_{im} \quad (19)$$

and the effective input voltage has been increased from V_{im} to $(1 + \alpha)V_{im}$.

This leads us to the comparison time given by

$$t_d = \left[\frac{6C_L C_i (C_i + C_c) [V_o(t_d) - V_o(0^+)]}{(1 + \alpha) G_{m1} G_{m2} G_{m3} V_{im}} \right]^{1/3} \quad (20)$$

which has been decreased by a factor of $(1 + \alpha)^{1/3}$.

Thus we have shown that incorporating the XMT into the comparator will lead to a lengthening of the offset cancellation time, a shortening of the comparison time and an increase in the resolution.

SPICE simulation

To find out how well the analytical formulae described earlier predict the performance of the comparator, the circuit shown in figure 5 has been simulated using SPICE.

The transconductance of transistors N_1 and N_2 are $27 \cdot 10^{-4}$ A/V and that of N_3 and N_4 are $3 \cdot 10^{-5}$ A/V. The values for biasing currents I_b and I_c are 43.8 μ A and 2.91 μ A respectively.

The value of α is chosen to be 0.8. This leads to an increase in the resolution of the comparator by a factor of 1.8. The reference voltage is chosen to be 2.5V. The value of $V_c(0^+)$ is a function of leakage current through the switch and the error voltage




Figure 3: The a.c. model of the comparator




Figure 4: The input stage during the setup phase when the cross-multiplexed technique is employed




Figure 5: A schematic of the CMOS comparator




Figure 6: Differences between the calculated and the simulated comparison times




Figure 7: The output waveforms of the CMOS comparator without XMT




Figure 8: The output waveforms of the CMOS comparator with XMT and using CMOS switches with optimized transistor sizes