References

1

Ralph D. Wittig and Paul Chow. OneChip: An FPGA Processor With Reconfigurable Logic. In The Fourth Annual IEEE Symposium on FPGAs for Custom Computing Machines FCCM'96, pages x-y. IEEE, March 1996.

2

P. M. Athanas and H. F. Silverman. Processor reconfiguration through instruction-set metamorphosis. Computer, 26(3):11-18, March 1993.

3

M. Wazlowski, L. Agarwal, T. Lee, A. Smith, E. Lam, P. Athanas, H. Silverman, and S. Ghosh. PRISM-II compiler and architecture. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 9-16, Napa, California, April 1993.

4

L. Agarwal, M. Wazlowski, and S. Ghosh. An asynchronous approach to efficient execution of programs on adaptive architectures utilizing FPGAs. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 101-110, Napa, California, April 1994.

5

S. Casselman. Virtual computing and the virtual computer. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 43-48, Napa, CA, April 1993.

6

Steve Casselman, Michael Thornburg, and John Schewel. Hardware Object Programming on the EVC1 - a Reconfigurable Computer. In FPGAs for Rapid Board Development & Reconfigurable Computing (Photonics East 95), 1995. Available online at http://www.vcc.com/papers.html in Adobe Acrobat format.

7

M. J. Wirthlin, B. L. Hutchings, and K. L. Gilson. The Nano Processor: A low resource reconfigurable processor. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 23-30, Napa, CA, April 1994.

8

M. J. Wirthlin and B. L. Hutchings. A dynamic instruction set computer. In P. Athanas and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 99-107, Napa, CA, April 1995.

9

M. J. Wirthlin and B. L. Hutchings. Sequencing run-time reconfigured hardware with software. In ACM/SIGDA International Symposium on Field Programmable Gate Arrays, pages 122-128, Monterey, CA, February 1996.

10

David A. Clark and Brad L. Hutchings. The DISC Programming Environment. In IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '96), 1996.

11

R. Razdan and M. D. Smith. A high-performance microarchitecture with hardware-programmable functional units. In Proceedings of the 27th Annual International Symposium on Microarchitecture, pages 172-80. IEEE/ACM, November 1994.

12

O. T. Albaharna, P. Y. K. Cheung, and T. J. Clarke. Area & time limitiations of FPGA-based virtual hardware. In Proceedings of the IEEE International Conference on Computer Design, pages 184-189, October 1994.

13

O. Albaharna, P. Cheung, and T. Clarke. Virtual hardware and the limits of computational speed-up. In Proceedings of the IEEE International Symposium on Circuits and Systems, pages 4.159-4.162, London, 1994.

14

Osama T. Albaharna, Peter Y.K. Cheung, and Thomas J. Clarke. On the Viability of FPGA-based Integrated Coprocessors. In IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '96), 1996.

15

André DeHon. Notes on Coupling Processors with Reconfigurable Logic. Transit Note #118, available at ftp://transit.ai.mit.edu/transit-notes, March 1995.

16

M. Butts. future directions of dynamically reprogrammable systems. In proceedings of the IEEE 1995 Custom Integrated Circuits Conference (CICC), pages 487-494, Santa Clara, CA, May 1995. IEEE.

17

Jean E. Vuillemin, Patrice Bertin, Didier Roncin, Mark Shand, Hervé Touati, and Philippe Boucard. Programmable active memories: Reconfigurable systems come of age. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 4(1):56-69, March 1996.

18

J. M. Arnold. The Splash 2 software environment. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 88-93, Napa, CA, April 1993.

19

Duncan A. Buell, Jeffrey M. Arnold, and Walter J. Kleinfelder. Splash 2: FPGAs in a Custom Computing Machine. IEEE Computer Society Press, 1996.

20

C. Iseli and E. Sanchez. Spyder: A reconfigurable VLIW processor using FPGAs. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 17-24, Napa, CA, April 1993.

21

D. M. Lewis, M. H. van Ierssel, and D. H. Wong. A field programmable accelerator for compiled-code applications. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 60-67, Napa, CA, April 1993.

22

S. A. Cuccaro and C. F. Reese. The CM-2X: A hybrid CM-2/Xilinx prototype. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 121-130, Napa, CA, April 1993.

23

D. E. Van den Bout. The anyboard: Programming and enhancements. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machings, pages 68-77, Napa, CA, April 1993.

24

R. Amerson, R. Carter, B. Culbertson, P. Kuekes, and G. Snider. Teramac-configurable custom computing. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 32-38, Napa, CA, April 1995.

25

Ethan Minsky and André DeHon. MATRIX: A Reconfigurable Computing Architecture with configurable Instruction Distributioin and Deployable Resources. In IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '96), 1996.

26

J. Babb, R. Tessier, and A. Agarwal. Virtual wires: Overcoming pin limitations in FPGA-based logic emulators. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 142-151, Napa, CA, April 1993.

27

R. Amerson, R. Carter, W. Culbertson, P. Kuekes, G. Snider, and Albertson L. Plasma: An FPGA for million gate systems. In ACM/SIGDA International Symposium on Field Programmable Gate Arrays, Monterey, CA, February 1996.

28

J. P. Gray and T. A. Kean. Configurable hardware: A new paradigm for computation. In Decennial CalTech Conference on VLSI, pages 277-293, Pasadena, CA, March 1989.

29

R. Woods, A. Cassidy, and J. Gray. VLSI Architectures for Field Programmable Gate Arrays: A Case Study. In IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '96), 1996.

30

F. Furtek. A field-programmable gate array for systolic computing. In G. Borriello and C. Ebeling, editors, Research on Integrated Systems: Proceedings of the 1993 Symposium, pages 183-199, 1993.

31

A. DeHon. DPGA-coupled microprocessors: Commodity ICs for the early 21st century. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 31-39, Napa, CA, April 1994.

32

M. Bolotski, A. DeHon and Jr. T. F. Knight. Unifying FPGAs and SIMD arrays. In FPGA '94 - 2nd International ACM/SIGDA Workshop on FPGAs, pages 1-10, Berkeley, CA, March 1994.

33

André DeHon. DPGA Utilization and Application. In IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '96), pages 115-121, 1996.

34

A. Jantsch, P. Ellervee, J. Oberg, and A. Hemani. A case study on hardware/software partitioning. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 111-118, Napa, CA, April 1994.

35

C. Iseli and E. Sanchez. A C++ compiler for FPGA custom execution units synthesis. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 173-179, Napa, CA, April 1995.

36

D. Galloway. The transmogrifier C hardware description language and compiler for FPGAs. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 136-144, Napa, CA, April 1995.

37

James B. Peterson, R. Brendan O'Connor, and Peter M. Athanas. Scheduling and Partitioning ANSI-C Programs onto Multi-FPGA CCM Architectures. In IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '96), 1996.