# Design Methodology for a 40-GSamples/s Track and Hold Amplifier in 0.18-µm SiGe BiCMOS Technology

Shahriar Shahramian, Anthony Chan Carusone, Member, IEEE, and Sorin P. Voinigescu, Senior Member, IEEE

Abstract—A 40-GSamples/s track and hold amplifier (THA) is designed and fabricated in 0.18- $\mu$ m SiGe BiCMOS and operates from a 3.6-V supply. The total power consumption is 540 mW with a chip area of 1.1 mm<sup>2</sup>. Time domain measurements demonstrate 40-GHz sampling and S-parameter measurements show a 3-dB bandwidth of 43 GHz in track mode. For 19-GHz input signals, a total harmonic distortion of -27 dB at the 1dB compression point has been measured and a spurious-free dynamic range of 35 dB has been achieved.

*Index Terms*—Analog-to-digital converter, DSP-based equalizer, equalization, SiGe BiCMOS, track and hold amplifier.

### I. INTRODUCTION

**I** N THE PAST, optical fiber was considered to be an infinite bandwidth medium. However, the rapid scaling of data rates over optical networks has exposed two important fiber impairments: polarization mode dispersion (PMD) in single-mode fibers and differential mode dispersion in multi-mode fibers. Thus, to ensure error-free communication at bit rates above 10 Gb/s, some method of data equalization is required.

Electronic equalization integrated in the receiver offers lower cost and faster adaptation than all-optical dispersion compensation. Decision feedback and analog equalizers have been demonstrated up to 40 Gb/s [1], [2]. It can be argued that analog equalization is more practical at high data rates than digital equalization. However, assuming high-speed analog-to-digital converters (ADCs) can be realized, digital equalization is more robust, scalable, and offers more flexibility. Fig. 1 illustrates a system block diagram of a DSP-based fiber optic equalizer. At the heart of this system is an ADC clocked at the full bit rate. The design of a 40-GS amples/s track and hold amplifier (THA) is a prerequisite to implementing 40-Gb/s ADCs. Applications for mm-wave THAs and ADCs are not limited to DSP-based equalizers. THAs can also be used for satellite and wireless communication [3], [4], high-speed soft-decision-based forward error correction systems [5], military radar systems [6] and instrumentation (i.e., wide bandwidth sampling oscilloscopes) [7].

The fastest THA reported to date is a switched emitter-follower, 5-bit, 18-GSamples/s THA implemented in SiGe HBT

The authors are with the Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON M5S 3G4, Canada (e-mail: sshahram@eecg.utoronto.ca; tcc@eecg.utoronto.ca).

Digital Object Identifier 10.1109/JSSC.2006.878111

Fig. 1. System block diagram of a DSP-based fiber optic equalizer.

technology [7]. A 3-bit, 40-GSamples/s ADC–DAC, employing a switched diode bridge sampler as its input stage, is presented in [6]. The sample and hold (S/H) block is followed by a rather high-noise emitter-follower/differential pair (EF/DIFF) stage with resistive degeneration, which acts as a preamplifier before the quantizer. Since the switched diode bridge provides no gain, its input-referred noise is further degraded by the high noise of the second stage (EF/DIFF). The reported spurious-free dynamic range (SFDR) at frequencies beyond 15 GHz is less than 13 dB (1.5 bits) and the overall bandwidth is limited by the S/H block to 13 GHz [6].

In this work, the design and characterization of the first 40-GSamples/s switched emitter-follower THA is described. It is based on a topology first proposed in [10] and also used in [7]–[9]. Unlike [6], the order of the sampling block and of the preamplifier is reversed, and unlike [6]–[10], a low-noise preamplifier is used as an input stage. This combination is one of the underlying reasons for achieving good performance. Sampling frequency and bandwidth of 40 GHz are achieved by applying a systematic design methodology which combines a low-noise broadband front-end, signal feedthrough cancellation, and a droop-rate-minimizing architecture. The bandwidth of every circuit block is optimized with attention to proper biasing, layout, and component sizing. The design methodology of the THA is covered in Section II and the measurement results are presented in Section III.

#### II. TRACK AND HOLD AMPLIFIER DESIGN

Fig. 2 shows a simplified block diagram of the track and hold amplifier. At the front end is a differential broadband lownoise amplifier (LNA) which is noise and impedance matched to  $50\Omega$  per single-ended input. Its linearity, bandwidth, and noise figure determine the overall system performance. The output of the LNA goes to an emitter-follower/differential pair (EF/ DIFF) stage which, in turn, drives the track and hold block at the core of this system. The output of the track and hold stage

Manuscript received February 9, 2006; revised May 10, 2006. This work was supported in part by NSERC.



Fig. 2. Simplified block diagram of the 40-GSamples/s THA.



Fig. 3. Schematic of an emitter-follower/differential pair (EF/DIFF).

is buffered by a differential pair and fed to a linear output driver with 50- $\Omega$  output impedance. A high-bandwidth clock distribution network delivers a 40-GHz differential clock signal to the THA. The following sections cover the design methodology for each block.

#### A. Broadband Low-Noise Amplifier (LNA)

Traditionally, designers have used emitter-followers and heavily degenerated differential pairs as input stages [7]–[11] (shown in Fig. 3). While this approach can provide adequate bandwidth and linearity, using 50- $\Omega$  resistive loads for matching or heavy resistive degeneration ( $R_E$ ) results in poor noise figure. In contrast, a transimpedance amplifier (TIA), Fig. 4, can be designed to provide simultaneous noise and impedance matching without the need for 50- $\Omega$  matching resistors [12]. It employs a shunt–shunt feedback scheme which can be used to adjust the input impedance by varying the feedback resistor  $R_F$ .

The linear output voltage swing of the TIA is set to 600 mV<sub>P-P</sub>. Input impedance matching is achieved as described in [12], which results in the use of 200- $\Omega$  feedback resistors,  $R_F$ . To improve the linearity at the input of the TIA, two 15- $\Omega$  degeneration resistors are also added. It is important to note that the linear output swing must be chosen with consideration to the desired bandwidth as well. A large value for  $R_L$  would result in a low pole frequency at that node, limiting the overall bandwidth. In this design, simulations show that the bandwidth of the TIA exceeds 40 GHz. Noise matching is achieved by sizing the input transistors ( $Q_3$ ,  $Q_4$ ) to have



Fig. 4. Schematic of a transimpedance amplifier (TIA).

50- $\Omega$  optimum source impedance. Given noise parameters G,  $G_C$ , R, and B (technology constants which depend on the bias current density), and  $\omega_o = \omega L_o/R_F$ , the following equation can be used to determine the optimal emitter length of the input devices at angular frequency  $\omega$  [12]:

$$l_{E \,\text{OPT}} = \frac{1}{\omega} \left[ \frac{1}{R_F (1 + \omega_o^2)} + \frac{1}{Z_o} \right] \sqrt{\left( \frac{R}{(G/R) + G_C^2 + B^2} \right)}$$
(1)

The transistors are biased at minimum noise figure current density  $J_{\text{OPT}}$  and  $\omega$  is set for  $(2\pi)$  20 GHz. The bandwidth of this stage is further enhanced by using inductive peaking both in the feedback path and at the output. The feedback inductor  $L_o$  also filters high-frequency noise. The measured noise figure of SiGe HBT TIAs and emitter-follower/differential pairs for 40-Gb/s applications were compared in [13], demonstrating the superiority of the TIA stage.

## B. Emitter Follower/Differential Pair and Track and Hold Stages (EF/DIFF and T/H)

The output of the TIA is fed to an emitter-follower/differential pair stage which in turn drives the track and hold (T/H) block, as shown in Fig. 5. The T/H block consists of a pair of switched emitter-followers and the hold capacitor,  $C_H$  [10]. The behaviour of the circuit in "Track" and in "Hold" modes must be optimized as each mode of operation contributes to the overall system performance.

1) Track Mode Operation: Fig. 6 illustrates the equivalent half-circuit schematic of the T/H block in track mode. During track mode, the signal  $\text{Clk}_N$  is at a "high" current mode logic (CML) level while the signal  $\text{Clk}_P$  is "low". Thus, currents  $I_{T1}$  and  $I_{T2}$  flow through the transistors  $Q_1$  and  $Q_2$ , respectively, which act as emitter-followers. The signal  $\text{In}_P$  (for instance) is amplified by the EF/DIFF stage and buffered by the two consecutive emitter-followers before arriving at the output terminal  $O_N$ . However, there are a few major sources of nonidealities in track mode; for instance, modulation of the base-emitter voltage of the emitter-follower  $Q_1$  as a function of the input voltage and the nonlinearities of the emitter-follower/differential pair.

During track mode, the current of  $Q_1$  is modulated by the current  $i_{CH}$  required to charge and discharge the hold capacitance. This modulation leads to variations in the base-emitter



Fig. 5. Circuit diagram of the emitter-follower/differential pair followed by the track and hold block. Signals In<sub>N</sub> and In<sub>P</sub> are provided by the TIA output.



Fig. 6. Equivalent T/H half-circuit in track mode.

voltage of  $Q_1$  as a function of the input voltage and is undesired. If  $v_{in}$  and  $v_{out}$  denote the small-signal input and output voltages and  $V_t$  is the thermal voltage kT/q, the output voltage of the switched emitter-follower is given by [10]

$$v_{\text{out}} = v_{\text{in}} - V_t \ln\left(\frac{I_{T1} + 2i_{CH}}{I_{T1}}\right).$$
 (2)

For a sinusoidal input with frequency  $f_{in}$  and amplitude A, the maximum charge current is

$$i_{CH} = C_H \frac{dv_{\rm in}}{dt} = 2\pi f_{\rm in} A C_H.$$
 (3)

Given that the circuit is implemented differentially, only the third-order harmonic is of interest. It can be shown that the third-order harmonic  $(D_{HD3})$  is [10],

$$D_{\text{HD3}} = \frac{V_T i_{CH}^3}{12 I_{T1}^2 \left(\frac{AI_{T1}}{2} + V_T i_{CH}\right)}$$
$$= \frac{V_T (2\pi f_{\text{in}} A C_H)^3}{12 I_{T1}^2 \left[\frac{AI_{T1}}{2} + V_T (2\pi f_{\text{in}} A C_H)\right]}.$$
 (4)

It is immediately apparent that the total harmonic distortion can be improved by increasing the tail current  $I_{T1}$  or by reducing the hold capacitance  $C_H$ . Increasing the tail current beyond 5 mA makes transistor  $Q_1$  too large, resulting in inadequate bandwidth. On the other hand, reducing the hold capacitance excessively would result in significant hold mode distortion.

Based on a maximum swing of 240 mV<sub>P-P</sub> at the input of the TIA, the gain of the two blocks preceding the T/H, a sampling rate of 40-GSamples/s, and a tail current of 5 mA, a hold capacitance of 175 fF was chosen to attain 28 dB of linearity. Simulations indicate a total of 25 fF of parasitic capacitance at the hold node. The remaining required capacitance is provided via a 150-fF MIM capacitor. The size of the hold capacitance also impacts the hold mode performance of the THA. As a result, a compromise between the track mode and hold mode performance is made to achieve acceptable bandwidth and linearity.

The EF/DIFF stage preceding the T/H block is also optimized for linearity. Referring to Fig. 5, the maximum linear input swing of the EF/DIFF stage can be calculated based on the circuit component parameters and biasing. Given the small-signal gain  $G_{v/v-Diff}$  of the differential pair, the collector-emitter voltage  $V_{CE-Q3,4}$ , and tail current  $I_{DIFF}$ , the maximum linear input voltage swing is

$$\begin{aligned} \text{MaxSwing} &= \\ \min\left(\frac{I_{\text{DIFF}}R_L}{G_{v/v\text{-}Diff}}, \frac{2(V_{CE\text{-}Q3,4} - V_{CE\text{-}SAT})}{G_{v/v\text{-}Diff}}, (1+g_{m\text{-}Q3,4}R_E)2V_T\right). \end{aligned}$$

$$\tag{5}$$

Knowing the desired signal amplitude at the input of the T/H block, one can ensure sufficient linear voltage swing range, both at the input and output. Transistors  $Q_{3,4}$  are biased at peak  $f_T$  current density  $J_{\rm PfT} = 1.2 \text{ mA}/\mu\text{m}$  to maximize speed. Inductive peaking is used to extend the 3-dB bandwidth of this stage.

Due to large capacitive loads at their emitters, which can lead to negative resistance and oscillation, transistors  $Q_1$  and  $Q_2$  are biased at 1/4 and 1/3 peak  $f_T$  current density, respectively. Biasing these transistors at higher current densities would result in excessive peaking in the AC response of the circuit. The switching transistors in this block are biased for maximum switching speed at 1.5 times peak  $f_T$  current density, when fully switched.

2) Hold Mode Operation: During hold mode, the signal  $\text{Clk}_{N}$  is at a CML level "low" while the signal  $\text{Clk}_{P}$  is "high". Thus,  $I_{T1}$  and  $I_{T2}$  flow through  $Q_5$  and  $Q_6$ , respectively (Fig. 7). The hold capacitance is now isolated from the input by  $Q_1$  and separated from the next stage by  $Q_2$ . Three major hold mode distortions degrade the performance of the circuit: 1) in-adequate isolation from the input to the hold node due to  $Q_1$  remaining on; 2) input signal coupling to the hold capacitance  $C_H$  through  $C_{BE-Q1}$ ; and 3) signal droop during hold mode.

During hold mode,  $C_H$  must be isolated from the input signal, which arrives from the EF/DIFF stage.  $I_{T1}$  is routed away from  $Q_1$ , through the resistive load  $R_L$ . The resulting voltage drop at the base of  $Q_1$  reduces  $V_{BE-Q1}$  by nearly a half of its DC value to ensure that  $Q_1$  is fully turned off. The voltage drop at the base of  $Q_1$  can be approximated by

$$\Delta V_{b-Q1} \approx I_{T1}R_L + V_T \tag{6}$$

and is set to approximately  $V_{BE-Q1}/2$ . It is important to note that the value of  $R_L$  is chosen to concurrently satisfy linearity and isolation criteria.

Hold mode signal feedthrough occurs as the input signal couples through the parasitic capacitance  $C_{BE-Q1}$  to the hold capacitance  $C_H$ . The hold mode feedthrough is

$$V_{\rm fth} = \frac{C_{BE-Q1}}{C_{BE-Q1} + C_H} V_{\rm in}.$$
 (7)

In a high-speed THA, the hold capacitance must be small to improve bandwidth and total harmonic distortion (THD). Furthermore, transistor  $Q_1$  is large and therefore  $C_{BE-Q1}$  is also large. Hence, signal feedthrough poses limitations on the effective number of bits the THA can achieve. With the addition of two feedthrough cancellation capacitors  $C_F$ , feedthrough can be reduced. Due to the differential nature of the circuit, the feedthrough caused by capacitors  $C_F$  is of opposite polarity compared to  $C_{BE-Q1}$ . Therefore, signal feedthrough can be expressed as

$$V_{fth} = \frac{C_{BE-Q1}}{C_{BE-Q1} + C_H} \left(\frac{C_{BE-Q1} - C_F}{C_{BE-Q1}}\right) V_{\text{in}}.$$
 (8)

If  $C_{BE-Q1} = C_F$ , hold mode signal feedthrough should be completely eliminated. However, the addition of capacitors  $C_F$ significantly degrades the bandwidth of the system. Note that the impact of  $C_F$  is doubled due to the Miller effect. As a result, in this design only partial feedthrough cancellation ( $C_F =$  $0.66C_{BE-O1}$ ) is applied in order to achieve more bandwidth.

Signal droop during hold mode is caused by the gradual discharge of the hold capacitance and must be minimized. In this design,  $Q_2$  isolates the hold capacitor from the next stage. The current required by the input of the next stage (roughly  $I_{\text{TAIL}}/\beta$ ) is provided by the emitter current of  $Q_2$ , and not by the discharge current of  $C_H$ . This approach improves the droop rate by a factor of  $\beta$ . The disadvantage is the need to provide a high-speed clock to these switching pairs. This droop rate improvement technique has been employed in [8] and [10], but some designs, such as [7] and [9], omit the second switching emitter-followers.

The input-referred noise power spectral density of the first two stages of the THA (TIA + EF/DIFF) obtained from simulation reaches a value of 4 nV/ $\sqrt{\text{Hz}}$  at 20 GHz and a maximum of 5 nV/ $\sqrt{\text{Hz}}$  at 40 GHz. The equivalent input-referred noise integrated from 10 MHz to 40 GHz is 757  $\mu$ V<sub>RMS</sub>, (-50 dBm). For a receiver with signal-to-noise ratio (SNR) of 17 dB, corresponding to an eye Q of 7 and a bit-error rate (BER) of 10<sup>-12</sup>, this results in an input sensitivity of 5.3 mV.

#### C. Clock Distribution Network (Clock Tree)

The clock path converts a single-ended 150 mV<sub>P-P</sub> clock input to a differential signal with 300 mV<sub>P-P</sub> per side swing and drives four switched emitter-follower pairs in-phase. Its bandwidth must exceed 40 GHz. The clock distribution consists of a tree of emitter-follower inverters (EF/INV), each with a fan-out of two. The four differential outputs of the clock tree drive the T/H circuit through double emitter-follower stages (EF/EF). Fig. 8 illustrates the schematic of the final two stages, EF/INV–EF/EF.

### D. Output Driver

The output driver is a differential pair with  $50-\Omega$  loads and a tail current of 24 mA. Resistive degeneration (20  $\Omega$ ) is used to accommodate an input swing of 500 mV<sub>P-P</sub> per side (determined by the desired input swing of the TIA and the overall system gain). The output return loss is improved by inductive peaking. A differential pair stage precedes the output driver and acts as a level shifter and buffer. The transistors in both stages are biased at peak  $f_T$  current density for maximum speed.

Fig. 9 presents the simulation results for the entire chip. Fig. 9(a) shows the single-ended outputs with a 10-GHz sinusoid signal sampled at 40 GHz. The 40-GHz clock signal is superimposed to illustrate the location of the sampled values. Fig. 9(b) shows the differential output of a 10-GHz signal sampled at 40 GHz. It can be observed that the common mode clock feedthrough is significantly reduced.

#### E. Layout and Fabrication

The chip was fabricated in Jazz Semiconductor's SBC18HX 0.18- $\mu$ m SiGe BiCMOS technology with a  $f_T$  of 160 GHz. The chip area is 1.1 mm<sup>2</sup> and the die photo is shown in Fig. 10. The





Fig. 8. Schematic of the emitter-follower inverter and double emitter-followers used in the clock network.



Fig. 9. Simulated (a) single-ended and (b) differential outputs of a 10-GHz sinusoid sampled at 40 GHz.

circuit blocks of the THA are indicated in the die photo. Careful attention was paid to layout symmetry. Each block consists of identical half-circuits to ensure matching and low skew propagation, both in the signal and in the clock paths. The inductors were designed using ASITIC [14] and are realized in the thick top metal layer.



Fig. 10. Chip micrograph of the 40-GSamples/s THA.

#### **III. MEASUREMENT RESULTS**

The circuit operates from a 3.6-V supply and draws 150 mA (540 mW). Due to the large number of stacked transistors in the track and hold block, a 3.3-V supply was not sufficient. The T/H block and the clock distribution network consume 24 mA and 75 mA, respectively, while the remaining current is drawn by the input and output stages. All measurements were conducted on-wafer.

The simulated and measured S-parameters are shown in Fig. 11. The measured single-ended input and output return loss are better than -15 dB up to 26 GHz and 42 GHz, respectively. S<sub>21</sub> shows a bandwidth of 43 GHz when the circuit is configured in track mode. The ripple in the measured S<sub>21</sub> of the circuit (which is not present in the simulated S<sub>21</sub>) is due to larger than anticipated inductors in the differential pairs and the peaking due to the emitter-followers in the track and hold block.



Fig. 11. Simulated and measured single-ended THA input return loss  $(S_{11})$ , output return loss  $(S_{22})$ , and transmission  $(S_{21})$ .





Fig. 12. Measured (a) single-ended and (b) differential outputs of a 10-GHz sinusoid sampled at 40 GHz.

Time domain measurements were conducted using an Agilent 86100C DCA-J oscilloscope and an Agilent E8257D



Fig. 13. Measured P1dB versus input frequency at 40 GSamples/s.



Fig. 14. Spectrum of IIP3 measurement at 11 GHz.

signal source. The two outputs of the THA were displayed on channels 3 and 4, respectively, and the differential output was calculated using the built-in functions of the oscilloscope. A constant delay was added to one of the channels to compensate for the difference in electrical delays between cables. The input power used is -12 dBm with -16 dBm of clock input power. Fig. 12 illustrates the measured single-ended and differential outputs of a 10-GHz signal sampled at 40 GSamples/s. In Fig. 12(a), the measured 40-GHz clock signal is superimposed on the single-ended output signal to more clearly indicate the location of each sample. As in the simulations, clock feedthrough (which appears in common mode) is present in the single-ended output and is significantly reduced in the differential measurement.

The spectral content of the output signal was captured using an Agilent E4448A PSA spectrum analyzer. The input compression point of the circuit was measured for frequencies ranging from 2 to 20 GHz and is plotted in Fig. 13. Figs. 14 and 15 show the spectra for two tone tests at 11 and 19 GHz, respectively, for input signal powers of -14 dBm and -24 dBm. The input tones were separated by 100 MHz. The measured IIP3 is illustrated as



Fig. 15. Spectrum of IIP3 measurement at 19 GHz.



Fig. 16. Measured IIP3 versus input frequency.



Fig. 17. Measured THD at the 1dB compression point and SFDR versus input frequency at 40 GSamples/s.

a function of frequency in Fig. 16 and has a 3-dB bandwidth of 10 GHz.

Fig. 17 shows the measured SFDR and THD. The SFDR was calculated as the difference between the measured fundamental signal power and that of the third-order harmonic at



Fig. 18. Beat frequency test: input signal at 40.002 GHz sampled at 40 GHz.

TABLE I Performance Comparison of State-of-the-Art Track and Hold Amplifiers

This Work	f <sub>sample</sub> [GS/s] 40	Track ω <sub>3dB</sub> [GHz] 43	THD [dB @ f <sub>in</sub> ] -27 @ 19 GHz -29 @ 10 GHz	Supply [V] 3.6	Power [mW] 540	Process [N / f <sub>T</sub> ] SiGe 160 GHz
[4]	12.1	5.5	-49.5 @ 3 GHz	3.5	700	SiGe 200 GHz
[7]	18	7	-32.3 @ 2 GHz	3.5	128	SiGe 120 GHz
[8]	12	14	-23.3 @ 12.001 GHz	-5.2	390	InP 120 GHz
[15]	10	2.5	-41 @ 1 GHz	3.3	70	SiGe 200 GHz

the input power where the harmonic power exceeds the noise floor. THD values were measured as the difference between the fundamental signal power and the third-order harmonic at the P1dB input power. For a 19-GHz input, the SFDR and THD were 35 dB and -27 dB, respectively. The single-ended spectral characteristics of a beat frequency test with  $f_{\rm in} = f_s + \Delta f$ ,  $f_{\rm s} = 40$  GHz, and  $\Delta f = 2$  MHz are shown in Fig. 18. The difference between the power of the fundamental and of the second- and third-order harmonics is 24.7 dB and 42 dB, respectively, for a -16 dBm input signal power. It is expected that the second harmonic content should be much lower when the circuit is measured and operated in differential mode. Table I compares this work with other state-of-the-art track and hold amplifiers presented to date. It demonstrates the highest sampling frequency and track mode bandwidth.

#### IV. CONCLUSION

A 40-GSamples/s THA was designed and fabricated. Following a systematic design procedure, and combining a low-noise front-end, signal feedthrough cancellation, and a second pair of switched emitter-followers for droop rate improvement has yielded the highest sampling frequency for a switched emitter-follower THA. For 19-GHz input signals, a THD of -27 dB at the 1dB compression point has been measured and an SFDR of 35 dB has been achieved.

## ACKNOWLEDGMENT

The authors would like to thank Jazz Semiconductor for fabrication, NSERC for financial support, OIT, NIT, and CFI for equipment, and CMC for CAD tools.

#### References

- A. Garg, A. Chan Carusone, and S. P. Voinigescu, "A 1-tap 40-Gbps look-ahead decision feedback equalizer in 0.18-μm SiGe BiCMOS technology," in *Proc. IEEE Compound Semiconductor Integrated Circuit Symp.*, Oct. 2005, pp. 37–40.
- [2] A. Hazneci and S. P. Voinigescu, "49-Gb/s, 7-tap transversal filter in 0.18-μm SiGe BiCMOS for backplane equalization," in *Proc. IEEE Compound Semiconductor Integrated Circuit Symp.*, Oct. 2004, pp. 101–104.
- [3] J. C. Jensen and L. E. Larson, "A broadband 10-GHz track-and-hold in Si/SiGe HBT technology," *IEEE J. Solid-State Circuits*, vol. 36, no. 3, pp. 325–330, Mar. 2001.
- [4] Y. Lu, W.-M. Kuo, X. Li, R. Krithivasan, J. D. Cressler, Y. Borokhovych, H. Gustat, B. Tillack, and B. Heinemann, "An 8-bit, 12 GSample/sec SiGe track-and-hold amplifier," in *Proc. Bipolar/BiCMOS Circuits and Technology Meeting*, Oct. 2005, pp. 148–151.
- [5] T. Mizuochi, Y. Miyata, T. Kobayashi, K. Ouchi, K. Kuno, K. Kubo, K. Shimizu, H. Tagami, H. Yoshida, H. Fujita, M. Akita, and K. Motoshima, "Forward error correction based on block turbo code with 3-bit soft decision for 10-Gb/s optical communication systems," *IEEE J. Sel. Topics Quantum Electron.*, vol. 10, no. 2, pp. 376–386, Mar. 2004.
- [6] W. Cheng, W. Ali, M.-J. Choi, K. Liu, T. Tat, D. Devendorf, L. Linder, and R. Stevens, "A 3b 40 GS/s ADC-DAC in 0.12 μm SiGe," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2004, vol. 1, pp. 262–263.
- [7] X. Li, W.-M. Kuo, Y. Lu, R. Krithivasan, J. D. Cressler, and A. J. Joseph, "A 5-bit 18 GS/sec SiGe HBT track-and-hold amplifier," in *Proc. IEEE Compound Semiconductor Integrated Circuit Symp.*, Oct. 2005, pp. 105–108.
- [8] J. Lee, A. Leven, J. S. Weiner, Y. Baeyens, Y. Yang, W.-J. Sung, J. Frachoviak, R. F. Kopf, and Y.-K. Chen, "6-b 12- GSamples/s track-andhold amplifier in InP DHBT technology," *IEEE J. Solid-State Circuits*, vol. 38, no. 9, pp. 1533–1539, Sep. 2003.
- [9] J. Lee, P. Roux, U.-V. Koc, T. Link, Y. Baeyens, and Y.-K. Chen, "A 5-b 10-GSample/s A/D converter for 10-Gb/s optical receivers," *IEEE J. Solid-State Circuits*, vol. 39, no. 10, pp. 1671–1679, Oct. 2004.
- [10] P. Vorenkamp and J. P. Verdaasdonk, "Fully bipolar, 120-MSample/s 10-b track-and-hold circuit," *IEEE J. Solid-State Circuits*, vol. 27, no. 7, pp. 988–992, Jul. 1992.
- [11] A. Ong, S. Benyamin, J. Cancio, V. Condito, T. Labrie, Q. Lee, J. P. Mattia, D. K. Shaeffer, A. Shahani, X. Si, H. Tao, M. Tarsia, M. Wong, and W. M. Xu, "A 40–43-Gb/s clock and data recovery IC with integrated SFI-5 1:16 demultiplexer in SiGe technology," *IEEE J. Solid-State Circuits*, vol. 38, no. 12, pp. 2155–2168, Dec. 2003.
- [12] H. Tran, F. Pera, D. S. McPherson, D. Viorel, and S. P. Voinigescu, "6-kΩ 43-Gb/s differential transimpedance-limiting amplifier with auto-zero feedback and high dynamic range," *IEEE J. Solid-State Circuits*, vol. 39, no. 10, pp. 1680–1689, Oct. 2004.
- [13] S. P. Voinigescu, T. O. Dickson, T. Chalvatzis, A. Hazneci, E. Laskin, R. Beerkens, and I. Khalid, "Algorithmic design methodologies and design porting of wireline transceiver IC building blocks between technology nodes," in *Proc. IEEE Custom Integrated Circuits Conf.*, Sep. 2005, pp. 110–117.
- [14] ASITIC: Analysis and Simulation of Spiral Inductors and Transformers for ICs. [Online]. Available: http://rfic.eecs.berkeley.edu/ ~niknejad/asitic.html
- [15] Y. Borokhovych, H. Gustat, B. Tillack, B. Heinemann, Y. Lu, W.-M. L. Kuo, X. Li, R. Krithivasan, and J. D. Cressler, "A low-power, 10 GS/s track-and-hold amplifier in SiGe BiCMOS technology," in *Proc. 31st Eur. Solid-State Circuits Conf. (ESSCIRC 2005)*, Sep. 2005, pp. 263–266.



Shahriar Shahramian received the B.A.Sc. (Hons.) degree in computer engineering from the University of Toronto, Toronto, ON, Canada, in 2003. He is currently working toward the Ph.D. degree at the Department of Electrical and Computer Engineering, University of Toronto.

His research interests include the design of high-speed and mm-wave integrated circuits with focus on high-speed A/D converters and DSP-based equalizers.

Mr. Shahramian received the Aloha Award in recognition of his B.A.Sc. thesis. He was also the recipient of the Ontario Graduate Scholarship in 2003 and University of Toronto Fellowship from 2004–2006. He won the best paper award at the Compound Semiconductor IC Symposium in 2005 and he presently holds the Ontario Graduate Scholarship.



Anthony Chan Carusone (S'96–M'02) received the B.A.Sc. and Ph.D. degrees from the University of Toronto, Toronto, ON, Canada, in 1997 and 2002, respectively, during which time he received the Governor-General's Silver Medal.

Since 2001, he has been an Assistant Professor in the Department of Electrical and Computer Engineering at the University of Toronto. In 2002, he was named an Ontario Distinguished Researcher. Since then, he has held the Canada Research Chair in Integrated Systems. He is an occasional consultant

to industry. His research interests are analog and digital integrated circuits for high-speed signal processing.

Dr. Chan Carusone was a co-author of the best paper at the 2005 Compound Semiconductor Integrated Circuits Symposium. He is chair of the Analog Signal Processing Technical Committee for the IEEE Circuits and Systems Society, a member of the technical program committee for the Custom Integrated Circuits Conference, and an associate editor for the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS.



**Sorin P. Voinigescu** (M'90–SM'02) received the M.Sc. degree in electronics from the Polytechnic Institute of Bucharest, Bucharest, Romania, in 1984, and the Ph.D. degree in electrical and computer engineering from the University of Toronto, Toronto, ON, Canada, in 1994.

From 1984 to 1991, he worked in R&D and academia in Bucharest, Romania, where he designed and lectured on microwave semiconductor devices and integrated circuits. From 1994 to 2002 he was with Nortel Networks and with Quake Technologies

in Ottawa, ON, Canada, where he was responsible for projects in high-frequency characterization and statistical scalable compact model development for Si, SiGe, and III-V devices. He also led the design and product development of wireless and optical fiber building blocks and transceivers in these technologies. In 2000, he co-founded and was the CTO of Quake Technologies, the world's leading provider of 10 Gb Ethernet transceiver ICs. In September 2002, he joined the Department of Electrical and Computer Engineering, University of Toronto, as an Associate Professor. He has authored or co-authored over 70 refereed and invited technical papers spanning the simulation, modeling, design, and fabrication of high-frequency semiconductor devices and circuits. His research and teaching interests focus on nanoscale semiconductor devices and their application in integrated circuits at frequencies up to and beyond 100 GHz.

Dr. Voinigescu received Nortel's President Award for Innovation in 1996. He is a co-recipient of the Best Paper Award at the 2001 IEEE Custom Integrated Circuits Conference and at the 2005 Compound Semiconductor IC Symposium. His students have won the Best Student Paper Award at the 2004 IEEE VLSI Circuits Symposium, at the 2006 RFIC Symposium, and at the 2006 IEEE SiRF Meeting.