Home
Research
Brief Bio.
Publications
Links

 

CMOS Analog Filter Design

Summary

Shown above is a 5th order continuous-time Gm-Opamp-C filter intended to test algorithms for the digital adaptation of analog filters. All 5 poles and zeros are digitally programmable. An orthonormal ladder structure is used to optimize dynamic range scaling over a wide range of operating conditions. Constant capacitances are combined with digitally controlled transconductances to provide programmability.

Results Summary

bullet

5th order orthonormal ladder filter

bulletTechnology: 0.25 um digital CMOS
bulletSupply Voltage: 2.5 V
bulletTotal Area: 2.5 mm x 1.7 mm
bulletActive Area: 1.36 mm x 0.53 mm
bulletNominal Power Dissipation: 130 mW
bulletMax. Signal Bandwidth: 100 MHz
bullet9-bit digitally programmable poles and zeros:

Future work

Filters for high speed communication applications are needed for equalization, echo cancellation, and crosstalk cancellation.  Traditional filter architectures and circuit topologies may not be suitable for the GHz range.  Investigations are required at the system, circuit, and device levels.

Reference

A. Chan Carusone and D. A. Johns, "A 5th Order Gm-C Filer in 0.25 um CMOS with Digitally Programmable Poles & Zeroes," IEEE Int. Symp. Circuits and Syst., May 2002. [PDF Format], [PDF Format, Slides]