Consider the architecture as shown and the following instruction:
link a6, #-8
Give the register transfer notation for all of the steps of the execution of this instruction. Assume that the operation of the instruction, the operand, all addresses and registers are 2 bytes long, that each memory fetch is two bytes, and that the CPU addresses bytes.
