Re: problem set #3
[ Follow Ups ] [ Post Followup ] [ ECE 532 Discussion Area ] [ FAQ ]
Posted by John Chappel on March 27, 1998 at 11:45:56:
In Reply to: problem set #3 posted by Steve on March 27, 1998 at 06:00:34:
: I have a quick question about #3
: what does min/max output delay for each output mean?
: What are the outputs?
: 1) Just the outputs of each little combinational part?
: OR
: 2) The output of the whole circuit? (In this case
: there it isn't outputS but rather output): This is overall a little cryptic/confusing.
: Thanks,
What is the min/max delay from the clock edge at the input of
the circuit to a change in the output of the circuit.
Follow Ups:
Post a Followup