Re: Size of circuit


[ Follow Ups ] [ Post Followup ] [ ECE 532 Discussion Area ] [ FAQ ]

Posted by Michael van Dam on January 29, 1998 at 14:53:38:

In Reply to: Size of circuit posted by Nancy Leung on January 27, 1998 at 19:06:39:


:
: In the *.rpt file, what factor best
: reflects the "size of the circuit" or design
: of the cpld/fpga?

: ie. Under catagory Device Summary %utilization,
: or Resourse usage Logic Array Block, logic cells
: ...etc.


The size of your circuit in general is highly dependent
upon the internal architecture of the CPLD/FPGA in which
it is implemented, so it is hard to get a good measure
from the report file. In Altera chips, the most relevant
measure is number of 'Logic Cells (LCs)'. (Percent
utilization is not useful as it depends on the total size
of the chip, and resource usage is not informative unless
you are interested in exactly what parts of the chip are
used to implement the circuit.)

Note, however, that the number of logic cells used depends
on optimizations the compiler is making. It can also be
affected if the chip provides other resources (not LCs)
which can implement some of your design.

Hope this helps...
Mike



Follow Ups:


Post a Followup

Name:
E-Mail:

Subject:

Comments:

Optional Link URL:
Link Title:
Optional Image URL:


[ Follow Ups ] [ Post Followup ] [ ECE 532 Discussion Area ] [ FAQ ]