| Main | Assembly Programming | Input/Output | Memory | Computer Architecture | Advanced Topics |
Briefly: Why do many advanced processors have a separate data and instruction caches?
Separate strategies for caching instructions & data;
Supports 2 internal busses
Prefetch & pipelining