Is memory word order (big/small endian-ness) defined by the Instruction Set Architecture or the Processor Architecture?
Answer
Instruction Set Architecture
