next up previous
Up: PC's Home

ECE1373S: VLSI Systems Design

Paul Chow

Spring 2003

Notes and Handouts


VHDL Assignment: Point me to your source code by Feb. 3, 2003

Design and simulate a serial booth encoding multipler. It accepts two 16-bit parallel inputs and generates the 32-bit product using booth encoding of the multiplier. The output is a 32-bit parallel value. You will use only one adder/subtractor (and no multiplier!) as the arithmetic element in your circuit.

Estimate the gate count in terms of flip flops and logic.


Molecular Dynamics (MD)

next up previous
Up: PC's Home
Paul Chow 2004-05-05